From WikiChip
Editing intel/cores/sandy bridge m
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 33: | Line 33: | ||
** 8-32 GiB | ** 8-32 GiB | ||
* 16x PCIe | * 16x PCIe | ||
− | * [[ | + | * [[2 cores|2]]-[[4 cores|4]] |
* '''ISA:''' Everything up to AVX (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX) | * '''ISA:''' Everything up to AVX (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX) | ||
** Note that {{intel|Pentium (2009)|Pentium}} and {{intel|Celeron}} models only support up to {{x86|SSE4.2}} | ** Note that {{intel|Pentium (2009)|Pentium}} and {{intel|Celeron}} models only support up to {{x86|SSE4.2}} | ||
Line 52: | Line 52: | ||
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable | + | <table class="comptable sortable tc16 tc17 tc18 tc19 tc20 tc21"> |
− | + | <tr class="comptable-header"><th> </th><th colspan="21">List of Sandy Bridge M Processors</th></tr> | |
− | + | <tr class="comptable-header"><th> </th><th colspan="11">Main processor</th><th colspan="3">IGP</th><th colspan="6">Major Feature Diff</th></tr> | |
− | + | <tr class="comptable-header"><th class="unsortable">Model</th><th>Launched</th><th data-sort-type="currency">Price</th><th>Family</th><th data-sort-type="number">C</th><th data-sort-type="number">T</th><th data-sort-type="number">L3$</th><th data-sort-type="number">L4$</th><th data-sort-type="number">TDP</th><th data-sort-type="number">Freq</th><th data-sort-type="number">Turbo</th><th data-sort-type="number">Max Mem</th><th>Name</th><th data-sort-type="number">Freq</th><th data-sort-type="number">Turbo</th><th>{{intel|turbo boost|TBT}}</th><th>HT</th><th>AVX2</th><th>TXT</th><th>TSX</th><th>vPro</th></tr> | |
− | {{#ask: [[Category:microprocessor models by intel]] [[core name::Sandy Bridge M]] | + | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Sandy Bridge M]] |
|?full page name | |?full page name | ||
|?model number | |?model number | ||
Line 65: | Line 65: | ||
|?thread count | |?thread count | ||
|?l3$ size | |?l3$ size | ||
+ | |?l4$ size | ||
|?tdp | |?tdp | ||
|?base frequency#GHz | |?base frequency#GHz | ||
Line 74: | Line 75: | ||
|?has intel turbo boost technology 2_0 | |?has intel turbo boost technology 2_0 | ||
|?has simultaneous multithreading | |?has simultaneous multithreading | ||
− | |?has advanced vector extensions | + | |?has advanced vector extensions 2 |
|?has intel trusted execution technology | |?has intel trusted execution technology | ||
+ | |?has transactional synchronization extensions | ||
|?has intel vpro technology | |?has intel vpro technology | ||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |searchlabel= |
+ | |sort=microprocessor family, model number | ||
+ | |order=asc,asc | ||
+ | |userparam=22:17 | ||
|mainlabel=- | |mainlabel=- | ||
− | |limit= | + | |limit=100 |
− | |||
}} | }} | ||
− | {{comp table count|ask=[[Category:microprocessor models by intel]] [[core name::Sandy Bridge M]]}} | + | {{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Sandy Bridge M]]}} |
</table> | </table> | ||
{{comp table end}} | {{comp table end}} |
Facts about "Sandy Bridge M - Cores - Intel"
chipset | Cougar Point + |
designer | Intel + |
first announced | December 30, 2010 + |
first launched | January 5, 2011 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
manufacturer | Intel + |
microarchitecture | Sandy Bridge + |
name | Sandy Bridge M + |
process | 32 nm (0.032 μm, 3.2e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |