From WikiChip
Editing intel/cores/kaby lake r
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 86: | Line 86: | ||
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable | + | <table class="comptable sortable tc16 tc17 tc18 tc19 tc20 tc21"> |
<tr class="comptable-header"><th> </th><th colspan="21">List of Kaby Lake R Processors</th></tr> | <tr class="comptable-header"><th> </th><th colspan="21">List of Kaby Lake R Processors</th></tr> | ||
− | <tr class="comptable-header"><th> </th><th colspan=" | + | <tr class="comptable-header"><th> </th><th colspan="11">Main processor</th><th colspan="3">IGP</th><th colspan="6">Major Feature Diff</th></tr> |
− | {{comp table header 1|cols=Launched, Price, Family, Cores, Threads, | + | {{comp table header 1|cols=Launched, Price, Family, Cores, Threads, L3$, TDP, Frequency, {{intel|turbo boost|Turbo}}, Max Mem, Name, Frequency, Turbo}} |
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake R]] | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake R]] | ||
|?full page name | |?full page name | ||
Line 111: | Line 111: | ||
|sort=microprocessor family, model number | |sort=microprocessor family, model number | ||
|order=asc,asc | |order=asc,asc | ||
− | |userparam= | + | |userparam=14 |
|mainlabel=- | |mainlabel=- | ||
|limit=100 | |limit=100 |
Facts about "Kaby Lake R - Cores - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Kaby Lake R - Cores - Intel#package + |
designer | Intel + |
first announced | August 21, 2017 + |
first launched | August 21, 2017 + |
instance of | core + |
isa | x86-64 + |
main image | + and + |
main image caption | Package front side + and Package back side + |
manufacturer | Intel + |
microarchitecture | Kaby Lake + |
name | Kaby Lake R + |
package | FCBGA-1356 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |