From WikiChip
Editing intel/cores/kaby lake g

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 18: Line 18:
 
}}
 
}}
 
'''Kaby Lake G''' ('''KBL-G''') is the name of the core for [[Intel]]'s high-performance line of mobile processors based on the {{intel|Kaby Lake|l=arch}} microarchitecture and incorporate a discrete [[AMD]] {{amd|Vega|l=arch}} graphics processor. These chips are targeted towards ultimate mobile gaming experience. Kaby Lake G processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm+ process]] and for graphics, GlobalFoundries [[14 nm process]].
 
'''Kaby Lake G''' ('''KBL-G''') is the name of the core for [[Intel]]'s high-performance line of mobile processors based on the {{intel|Kaby Lake|l=arch}} microarchitecture and incorporate a discrete [[AMD]] {{amd|Vega|l=arch}} graphics processor. These chips are targeted towards ultimate mobile gaming experience. Kaby Lake G processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm+ process]] and for graphics, GlobalFoundries [[14 nm process]].
 +
 +
 +
{{future information}}
 +
  
 
== Overview ==
 
== Overview ==
 
[[File:8th gen core i7 with radeon logo (2018).png|250px|right]]
 
[[File:8th gen core i7 with radeon logo (2018).png|250px|right]]
 
[[File:8th gen core i5 with radeon logo (2018).png|250px|right]]
 
[[File:8th gen core i5 with radeon logo (2018).png|250px|right]]
−
{{see also|intel/microarchitectures/kaby_lake#Kaby_Lake_G|l1=Kaby Lake § Kaby Lake G}}
+
Kaby Lake G based processors are a 2-chip solution - the [[microprocessor]] and the [[chipset]]. Those parts are [[BGA]] and are soldered onto the motherboard. The microprocessor is connected to the chipset via 4 of the chip's 20 PCIe lanes using Intel's proprietary {{intel|Direct Media Interface}} 3.0 (DMI 3.0), allowing for 8 GT/s transfer rate per lane.
−
Kaby Lake G based processors are a 2-chip solution - the [[microprocessor]] and the [[chipset]]. Those parts are [[BGA]] and are soldered onto the motherboard. The microprocessor is connected to the chipset via 4 of the chip's 20 PCIe lanes using Intel's proprietary {{intel|Direct Media Interface}} 3.0 (DMI 3.0), allowing for 8 GT/s transfer rate per lane. The microprocessor itself is identical to one used for the {{intel|Kaby Lake H|l=core}} but is now packaged along with the Radeon GPU and [[HBM 2]].
 
  
 
=== Graphics ===
 
=== Graphics ===
−
Those processors are unique in the fact that this is the first time Intel has integrated a discrete graphics processor into the same package as the microprocessor. This is also the first time they are using a competitor's graphics processor. Those parts incorporate an [[AMD]] [[GPU]] based on the {{amd|Vega|l=arch}} microarchitecture and incorporate their own 4 GiB of [[high-bandwidth memory]] 2 (HBM2). The HBM solution is connected to the graphics processor using Intel's [[EMIB]], a high-speed in-package interconnect solution.
+
Those processors are unique in the fact that this is the first time Intel has integrated a discrete graphics processor into the same package as the microprocessor. This is also the first time they are using a competitor graphics processor. Those parts incorporate an [[AMD]] [[GPU]] based on the {{amd|Vega|l=arch}} microarchitecture and incorporate their own 4 GiB of [[high-bandwidth memory]] 2 (HBM2). The HBM solution is connected to the graphics processor using Intel's [[EMIB]], a high-speed in-package interconnect solution.
  
 
The CPU itself is connected to the GPU using 8 of the other PCIe lanes, leaving the 8 remaining lanes for other peripherals to communicate with the CPU directly.
 
The CPU itself is connected to the GPU using 8 of the other PCIe lanes, leaving the 8 remaining lanes for other peripherals to communicate with the CPU directly.
Line 32: Line 35:
  
 
[[File:kaby lake g with amd radeon package.png|600px]]
 
[[File:kaby lake g with amd radeon package.png|600px]]
 +
  
 
=== Common Features ===
 
=== Common Features ===
Line 43: Line 47:
 
* [[quad-core]] with {{intel|Hyper-Threading}} (8 threads)
 
* [[quad-core]] with {{intel|Hyper-Threading}} (8 threads)
 
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, and AVX2)
 
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, and AVX2)
−
* BGA package
 
−
 
−
==== Graphics ====
 
−
[[File:kbl-g graphics subsystem.png|thumb|right|400px|Graphics Subsystem]]
 
−
Those processors have superior graphics capabilities as well as 4 GiB of [[HBM 2]] cache.
 
−
 
−
* [[HBM 2]] (Intel calls "High Bandwidth Cache" or "HBC")
 
−
** 4 GiB
 
−
** 1,024 bit
 
−
*** @ 800 MHz (204.8 GB/s peak bandwidth)
 
−
*** @ 700 MHz (179.2 GB/s peak bandwidth)
 
 
* Graphics
 
* Graphics
−
** 9 Display outputs available
 
 
** Integrated {{intel|HD Graphics 630}} ({{intel|Gen9.5|l=arch}} GT2)
 
** Integrated {{intel|HD Graphics 630}} ({{intel|Gen9.5|l=arch}} GT2)
−
*** 3 Displays
 
 
*** Base frequency of 350 MHz
 
*** Base frequency of 350 MHz
 
*** Burst frequency of 1.1 GHz
 
*** Burst frequency of 1.1 GHz
 
** Discrete {{amd|Vega|l=arch}}-based GPUs
 
** Discrete {{amd|Vega|l=arch}}-based GPUs
 
*** Custom Radeon RX Vega M Graphics
 
*** Custom Radeon RX Vega M Graphics
−
**** 6 Displays
+
**** [[Radeon RX Vega M GH]] (24 CUs)
−
**** [[Radeon RX Vega M GH]]
+
**** [[Radeon RX Vega M GL]] (24 CUs)
−
***** 24 Compute Units
+
* BGA package
−
***** 1,536 Stream processors, 64 pix/clk (ROPs), 96 texture units
 
−
***** 3.7 TFLOPS peak performance
 
−
**** [[Radeon RX Vega M GL]]
 
−
***** 20 Compute Units
 
−
***** 1,280 Stream processors, 32 pix/clk (ROPs), 80 texture units
 
−
***** 2.6 TFLOPS peak performance
 
  
 
{{clear}}
 
{{clear}}
Line 83: Line 68:
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
−
<table class="comptable sortable tc4 tc5 tc13 tc14">
+
<table class="comptable sortable tc4">
−
{{comp table header|main|13:List of Kaby Lake G-based Processors}}
+
{{comp table header|main|12:List of Kaby Lake G-based Processors}}
−
{{comp table header|main|8:Main processor|3:Graphics Processors|2:Features}}
+
{{comp table header|main|9:Main processor|3:Graphics Processors}}
−
{{comp table header|cols|Launched|Family|C|T|L3$|TDP|%Frequency|%Turbo|GPU|Base|Burst|vPro|Locked}}
+
{{comp table header|cols|Price|Launched|Family|C|T|L3$|TDP|%Frequency|%Turbo|GPU|Base|iGPU Burst}}
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake G]]
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake G]]
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
 
  |?first launched
 
  |?first launched
 +
|?release price
 
  |?microprocessor family
 
  |?microprocessor family
 
  |?core count
 
  |?core count
Line 101: Line 87:
 
  |?integrated gpu base frequency
 
  |?integrated gpu base frequency
 
  |?integrated gpu max frequency
 
  |?integrated gpu max frequency
−
|?has intel vpro technology
 
−
|?has locked clock multiplier
 
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
−
  |userparam=15:14
+
  |userparam=14
 
  |mainlabel=-
 
  |mainlabel=-
 
  |valuesep=,
 
  |valuesep=,

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/cores/kaby_lake_g"
Facts about "Kaby Lake G - Cores - Intel"
RDF feed
designerIntel + and AMD +
first announcedNovember 6, 2017 +
first launchedJanuary 7, 2018 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:kaby lake g (front).png +
main image captionPackage front +
manufacturerIntel + and GlobalFoundries +
microarchitectureKaby Lake +
nameKaby Lake G +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +