From WikiChip
Editing intel/cores/kaby lake dt

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Kaby Lake DT|core}}
 
{{intel title|Kaby Lake DT|core}}
 
{{core
 
{{core
|name=Kaby Lake DT
+
| name             = Kaby Lake DT
|image=kaby lake dt (front).png
+
| image             = kaby lake dt (front).png
|image 2=kaby lake dt (back).png
+
| image size        = 250px
|developer=Intel
+
| image 2           = kaby lake dt (back).png
|manufacturer=Intel
+
| image 2 size      = 250px
|first announced=March 28, 2017
+
| developer         = Intel
|first launched=March 28, 2017
+
| manufacturer     = Intel
|isa=x86-64
+
| first announced   = March 28, 2017
|microarch=Kaby Lake
+
| first launched   = March 28, 2017
|platform=Greenlow
+
| isa               = x86-64
|word=64 bit
+
| microarch         = Kaby Lake
|proc=14 nm
+
| word             = 64 bit
|tech=CMOS
+
| proc             = 14 nm
|clock min=3,000 MHz
+
| tech             = CMOS
|clock max=3,900 MHz
+
| clock min         = 3,000 MHz
|predecessor=Skylake DT
+
| clock max         = 3,900 MHz
|predecessor link=intel/cores/skylake dt
+
| package          = FCLGA-1151
|successor=Coffee Lake E
+
| socket            = LGA-1151
|successor link=intel/cores/coffee lake e
+
 
|package=FCLGA-1151
+
| succession      = Yes
|socket=LGA-1151
+
| predecessor     = Skylake DT
|succession=Yes
+
| predecessor link = intel/cores/skylake dt
 +
| successor       = Cannonlake DT
 +
| successor link   = intel/cores/cannonlake dt
 
}}
 
}}
'''Kaby Lake DT''' ('''KBL-DT''') is the name of the core for [[Intel]]'s workstations and entry-level servers line of processors based on the {{intel|Kaby Lake|l=arch}} microarchitecture serving as a successor to {{intel|Skylake DT|l=core}}. These chips are primarily targeted towards professional-grade workstation and entry-level servers. Kaby Lake DT processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm+ process]] and provide {{intel|kaby_lake#Key_changes_from_Skylake|slight enhancements over|l=arch}} comparable Skylake models.
+
'''Kaby Lake DT''' ('''KBL-DT''') is the name of the core for [[Intel]]'s workstations and entry-level servers line of processors based on the {{intel|Kaby Lake|l=arch}} microarchitecture serving as a successor to {{intel|Skylake DT|l=core}} core. These chips are primarily targeted towards professional-grade workstation and entry-level servers. Kaby Lake DT processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm+ process]] and provide {{intel|kaby_lake#Key_changes_from_Skylake|slight enhancements over|l=arch}} comparable Skylake models.
  
 
== Overview ==
 
== Overview ==
Line 90: Line 92:
  
 
== See also ==
 
== See also ==
[[File:xeon-e3-1200v6-4.png|right|300px]]
 
 
{{intel kaby lake core see also}}
 
{{intel kaby lake core see also}}
 
* {{intel|Skylake|l=arch}}
 
* {{intel|Skylake|l=arch}}
 
** {{intel|Skylake DT|l=core}}
 
** {{intel|Skylake DT|l=core}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
designerIntel +
first announcedMarch 28, 2017 +
first launchedMarch 28, 2017 +
instance ofcore +
isax86-64 +
main imageFile:kaby lake dt (front).png + and File:kaby lake dt (back).png +
manufacturerIntel +
microarchitectureKaby Lake +
nameKaby Lake DT +
platformGreenlow +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +