From WikiChip
Difference between revisions of "intel/cores/denverton"
< intel

(See also: s)
m
Line 5: Line 5:
 
|developer=Intel
 
|developer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
|first announced=Feb 23, 2017
+
|first announced=June 1, 2016
|first launched=Feb 23, 2017
+
|first launched=February 23, 2017
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86

Revision as of 18:36, 15 August 2017

Edit Values
Denverton
General Info
DesignerIntel
ManufacturerIntel
IntroductionJune 1, 2016 (announced)
February 23, 2017 (launched)
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureGoldmont
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Clock1,500 MHz - 2,200 MHz
Packaging
PackageFCBGA-1310 (BGA)
Dimension34 mm x 28 mm
Ball Count1310
Ball CompSAC405
InterconnectBGA-1310
Succession

Denverton is the core name for Intel's ultra-low power series of server system on chips serving as a successor to Avoton. Those chips are aimed at a wide array of markets such as ULP servers, networking, storage, edge, and IoT. Denverton chips are manufactured on Intel's 14 nm process and are based on the Goldmont microarchitecture.

Features

New text document.svg This section is empty; you can help add the missing info by editing this page.

Members

Denverton Microprocessors
ModelFamilyPriceLaunchedTDPSDPFreqNameFreqMax Freq
Count: 15

See also

Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Denverton - Cores - Intel#package +
designerIntel +
first announcedJune 1, 2016 +
first launchedFebruary 23, 2017 +
instance ofcore +
isax86-64 +
isa familyx86 +
manufacturerIntel +
microarchitectureGoldmont +
nameDenverton +
packageFCBGA-1310 +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +