From WikiChip
Editing intel/cores/coffee lake u

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 17: Line 17:
 
|package module 1={{packages/intel/fcbga-1528}}
 
|package module 1={{packages/intel/fcbga-1528}}
 
|predecessor=Kaby Lake U
 
|predecessor=Kaby Lake U
|predecessor link=intel/cores/kaby lake u
+
|predecessor link=intel/cores/kaby lake U
|successor=Comet Lake U
+
|successor=Ice Lake U
|successor link=intel/cores/comet lake u
+
|successor link=intel/cores/ice lake u
|successor 2=Ice Lake U
 
|successor 2 link=intel/cores/ice lake u
 
 
|contemporary=Whiskey Lake U
 
|contemporary=Whiskey Lake U
 
|contemporary link=intel/cores/whiskey lake u
 
|contemporary link=intel/cores/whiskey lake u
Line 28: Line 26:
  
 
== Overview ==
 
== Overview ==
Coffee Lake U based processors are a single-chip solution - the chipset is packaged in the same physical casing as the CPU in a [[multi-chip package]] (MCP) along with the [[eDRAM]]. Communication between the separate dies are done via a lightweight On-Package Interconnect (OPI) interface, allowing for 4 GT/s transfer rate. All Coffee Lake U processors use {{intel|BGA-1356|Socket BGA-1528}} and incorporate 128 MiB of side cache.
+
Coffee Lake U based processors are a single-chip solution - the chipset is packaged in the same physical casing as the CPU in a [[multi-chip package]] (MCP) along with the [[eDRAM]]. Communication between the separate dies are done via a lightweight On-Package Interconnect (OPI) interface, allowing for 4 GT/s transfer rate. All Coffee LAke U processors use {{intel|BGA-1356|Socket BGA-1528}} and incorporate 128 MiB of side cache.
  
 
=== Common Features ===
 
=== Common Features ===
Line 96: Line 94:
 
== See also ==
 
== See also ==
 
{{intel coffee lake core see also}}
 
{{intel coffee lake core see also}}
 +
* {{intel|Kaby Lake|l=arch}}
 +
** {{intel|Kaby Lake R|l=core}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Coffee Lake U - Cores - Intel#package +
designerIntel +
first announcedApril 2, 2018 +
first launchedApril 2, 2018 +
instance ofcore +
isax86-64 +
isa familyx86 +
manufacturerIntel +
microarchitectureCoffee Lake +
nameCoffee Lake U +
packageFCBGA-1528 +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +