From WikiChip
Editing intel/cores/coffee lake s

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 2: Line 2:
 
{{core
 
{{core
 
|name=Coffee Lake S
 
|name=Coffee Lake S
−
|image=coffee lake s (front).png
+
|no image=Yes
−
|caption=Package front side
 
−
|image 2=coffee lake s (back).png
 
−
|caption 2=Package back side
 
 
|developer=Intel
 
|developer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
−
|first announced=September 24, 2017
+
|first announced=2H, 2017
−
|first launched=October 5, 2017
 
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86
Line 16: Line 12:
 
|proc=14 nm
 
|proc=14 nm
 
|tech=CMOS
 
|tech=CMOS
−
|clock min=2,800 MHz
 
−
|clock max=4,000 MHz
 
−
|package module 1={{packages/intel/lga-1151}}
 
 
|predecessor=Kaby Lake S
 
|predecessor=Kaby Lake S
 
|predecessor link=intel/cores/kaby lake s
 
|predecessor link=intel/cores/kaby lake s
−
|successor=Coffee Lake R
+
|successor=Icelake S
−
|successor link=intel/cores/coffee lake r
+
|successor link=intel/cores/icelake s
 
}}
 
}}
 
'''Coffee Lake S''' ('''CFL-S''') is the name of the core for [[Intel]]'s mainstream performance line of processors based on the {{intel|Coffee Lake|l=arch}} microarchitecture serving as a successor to {{intel|Kaby Lake S|l=core}}. These chips are primarily targeted towards desktop performance to value computers, AiOs, and minis. Coffee Lake S processors are fabricated on Intel's 3rd generation enhanced [[14 nm lithography process|14nm++ process]]. Coffee Lake S is the first series of mainstream desktop PC [[hexa-core]] microprocessors from Intel.
 
'''Coffee Lake S''' ('''CFL-S''') is the name of the core for [[Intel]]'s mainstream performance line of processors based on the {{intel|Coffee Lake|l=arch}} microarchitecture serving as a successor to {{intel|Kaby Lake S|l=core}}. These chips are primarily targeted towards desktop performance to value computers, AiOs, and minis. Coffee Lake S processors are fabricated on Intel's 3rd generation enhanced [[14 nm lithography process|14nm++ process]]. Coffee Lake S is the first series of mainstream desktop PC [[hexa-core]] microprocessors from Intel.
−
 
−
== Overview ==
 
−
Coffee Lake S based processors are a 2-chip solution - the [[microprocessor]] and the [[chipset]]. Coffee Lake S are {{intel|LGA-1151|Socket LGA-1151}} and use {{intel|300-series}} chipset ({{intel|Platform Controller Hub|HUB}}). Despite using the same socket, those chips are not backwards-compatible with {{intel|Union Point}} (or {{intel|Sunrise Point}}). The microprocessor is connected to the chipset via 4 of the chip's 20 PCIe lanes using Intel's proprietary {{intel|Direct Media Interface}} 3.0 (DMI 3.0), allowing for 8 GT/s transfer rate per lane.
 
  
 
=== Common Features ===
 
=== Common Features ===
−
All Coffee Lake S processors have the following:
+
{{empty section}}
  
−
* Dual-channel Memory
 
−
** DDR4-2400-DDR4-2666
 
−
** 64 GiB
 
−
* 16x PCIe (4 of the 20 are used by the bus as described above)
 
−
* [[quad-core|4]] to [[octa core|8]] core with 4 to 16 threads (not all S models support {{intel|Hyper-Threading}})
 
−
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2)
 
−
* Graphics
 
−
** UHD Graphics ({{intel|Gen9.5|l=arch}}) {{intel|UHD Graphics 610|610}} (GT1), {{intel|UHD Graphics 630|630}} (GT2)
 
−
** Base frequency of 350 MHz
 
−
** Burst frequency of 1-1.15 GHz
 
 
{{clear}}
 
{{clear}}
  
 
== Coffee Lake S Processors ==
 
== Coffee Lake S Processors ==
 +
{{future information}}
 
<!-- NOTE:  
 
<!-- NOTE:  
 
           This table is generated automatically from the data in the actual articles.
 
           This table is generated automatically from the data in the actual articles.
Line 50: Line 31:
 
           created and tagged accordingly.
 
           created and tagged accordingly.
  
−
           Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
+
           Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
 
<table class="comptable sortable tc5 tc6">
 
<table class="comptable sortable tc5 tc6">
−
{{comp table header|main|13:List of Coffee Lake S-based Processors}}
+
<tr class="comptable-header"><th>&nbsp;</th><th colspan="20">List of Coffee Lake S Processors</th></tr>
−
{{comp table header|main|10:Main processor|3:GPU}}
+
<tr class="comptable-header"><th>&nbsp;</th><th colspan="10">Main processor</th><th colspan="3">IGP</th></tr>
−
{{comp table header 1|cols=Launched, Price, Family, Cores, Threads, %L3$, %TDP, %Frequency, Turbo, Max Mem, Name, Frequency, Turbo}}
+
{{comp table header 1|cols=Launched, Price, Family, Cores, Threads, L3$, TDP, Frequency, Turbo, Max Mem, Name, Frequency, Turbo}}
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Coffee Lake S]]
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Coffee Lake S]]
 
  |?full page name
 
  |?full page name
Line 87: Line 68:
  
 
== See also ==
 
== See also ==
−
[[File:coffee lake s.png|right|400px]]
 
 
{{intel coffee lake core see also}}
 
{{intel coffee lake core see also}}
 +
* {{intel|Kaby Lake|l=arch}}
 +
** {{intel|Kaby Lake S|l=core}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/cores/coffee_lake_s"
Facts about "Coffee Lake S - Cores - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Coffee Lake S - Cores - Intel#package +
designerIntel +
first announcedSeptember 24, 2017 +
first launchedOctober 5, 2017 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:coffee lake s (front).png + and File:coffee lake s (back).png +
main image captionPackage front side + and Package back side +
manufacturerIntel +
microarchitectureCoffee Lake +
nameCoffee Lake S +
packageFCLGA-1151 +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketLGA-1151 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +