From WikiChip
Information for "intel/cores/coffee lake er"

Basic information

Display titleCoffee Lake ER - Cores - Intel
Default sort keyCoffee Lake ER, Intel
Page length (in bytes)5,382
Page ID34414
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page1
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorDavid (talk | contribs)
Date of page creation10:24, 9 May 2019
Latest editorGreenReaper (talk | contribs)
Date of latest edit12:41, 12 June 2023
Total number of edits6
Total number of distinct authors2
Recent number of edits (within past 90 days)0
Recent number of distinct authors0

Page properties

Transcluded templates (17)

Templates used on this page:

chipsetCannon Point +
designerIntel +
first announced2019 +
first launched2019 +
instance ofcore +
isax86-64 +
main imageFile:coffee lake e (front).png +
manufacturerIntel +
microarchitectureCoffee Lake +
nameCoffee Lake ER +
packageFCLGA-1151 + and FCLGA14C +
platformMehlow +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket H4 + and LGA-1151 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +