From WikiChip
Information for "intel/cores/cascade lake x"

Basic information

Display titleCascade Lake X - Cores - Intel
Default sort keyCascade Lake X, Intel
Page length (in bytes)820
Page ID27156
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page1
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorDavid (talk | contribs)
Date of page creation08:41, 5 December 2017
Latest editorDavid (talk | contribs)
Date of latest edit13:07, 6 April 2019
Total number of edits8
Total number of distinct authors2
Recent number of edits (within past 90 days)0
Recent number of distinct authors0

Page properties

Hidden category (1)

This page is a member of 1 hidden category:

Transcluded templates (14)

Templates used on this page:

designerIntel +
first announcedApril 2019 +
first launchedApril 2019 +
instance ofcore +
isax86-64 +
isa familyx86 +
manufacturerIntel +
microarchitectureCascade Lake +
nameCascade Lake X +
packageFCLGA-2066 +
platformGlacier Falls +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket R4 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +