Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/broxton"
(→See also: subbing for template) |
|||
| Line 21: | Line 21: | ||
== See also == | == See also == | ||
| + | {{intel goldmont core see also}} | ||
* {{intel|Airmont}} | * {{intel|Airmont}} | ||
** {{intel|Cherry Trail}} | ** {{intel|Cherry Trail}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
Revision as of 18:20, 15 August 2017
| Edit Values | |
| Broxton | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | June, 2015 (announced) |
| Fate | Cancelled |
| Microarchitecture | |
| ISA | x86-64 |
| Microarchitecture | Goldmont |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 14 nm 0.014 μm 1.4e-5 mm |
| Technology | CMOS |
| Succession | |
Broxton is the name of the core for Intel's generation of system on chip serving as a successor to the Cherry Trail along with Willow Trail. These chips primarily targeted towards smartphones. Broxton chips are manufactured on a 14 nm process and is part of Intel's the Goldmont microarchitecture.
On April 29, 2016, Intel officially cancelled Broxton.
See also
Facts about "Broxton - Cores - Intel"
| designer | Intel + |
| fate | Cancelled + |
| first announced | June 2015 + |
| instance of | core + |
| isa | x86-64 + |
| manufacturer | Intel + |
| microarchitecture | Goldmont + |
| name | Broxton + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |
