Semiconductor & Computer Engineering
From WikiChip
Editing intel/cores/braswell
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 1: | Line 1: | ||
{{intel title|Braswell|core}} | {{intel title|Braswell|core}} | ||
{{core | {{core | ||
| − | |name=Braswell | + | | name = Braswell |
| − | + | | developer = Intel | |
| − | |developer=Intel | + | | manufacturer = Intel |
| − | |manufacturer=Intel | + | | first announced = August, 2013 |
| − | |first announced=August, 2013 | + | | first launched = March, 2015 |
| − | |first launched=March, 2015 | + | | isa = x86-64 |
| − | |isa=x86-64 | + | | microarch = Airmont |
| − | |microarch=Airmont | + | | word = 64 bit |
| − | |word=64 bit | + | | proc = 14 nm |
| − | |proc=14 nm | + | | tech = CMOS |
| − | |tech=CMOS | + | | clock min = 1,040 MHz |
| − | |clock min=1,040 MHz | + | | clock max = 1,600 MHz |
| − | |clock max=1,600 MHz | + | | package = FCBGA-1170 |
| − | |predecessor=Bay Trail M | + | | socket = BGA-1170 |
| − | |predecessor link=intel/cores/bay trail m | + | |
| − | |predecessor 2=Bay Trail d | + | | succession = Yes |
| − | |predecessor 2 link=intel/cores/bay trail d | + | | predecessor = Bay Trail M |
| − | |predecessor 3=Bay Trail i | + | | predecessor link = intel/cores/bay trail m |
| − | |predecessor 3 link=intel/cores/bay trail i | + | | predecessor 2 = Bay Trail d |
| − | |successor=Apollo Lake | + | | predecessor 2 link = intel/cores/bay trail d |
| − | |successor link=intel/cores/apollo lake | + | | predecessor 3 = Bay Trail i |
| − | + | | predecessor 3 link = intel/cores/bay trail i | |
| − | + | | successor = Apollo Lake | |
| − | + | | successor link = intel/cores/apollo lake | |
}} | }} | ||
'''Braswell''' ('''BSW''') is the name of the core for [[Intel]]'s generation of [[system on chip]] serving as a successor to the {{intel|Bay Trail M|l=core}}, {{intel|Bay Trail D|l=core}}, and {{intel|Bay Trail I|l=core}}. These chips primarily targeted towards entry level tablets, netbooks, nettops, and embedded environments. Braswell chips are manufactured in tri-gate [[14 nm lithography process|14 nm process]] and is part of Intel's the {{intel|Airmont}} [[microarchitecture]]. Braswell was succeeded by {{intel|Apollo Lake}}. | '''Braswell''' ('''BSW''') is the name of the core for [[Intel]]'s generation of [[system on chip]] serving as a successor to the {{intel|Bay Trail M|l=core}}, {{intel|Bay Trail D|l=core}}, and {{intel|Bay Trail I|l=core}}. These chips primarily targeted towards entry level tablets, netbooks, nettops, and embedded environments. Braswell chips are manufactured in tri-gate [[14 nm lithography process|14 nm process]] and is part of Intel's the {{intel|Airmont}} [[microarchitecture]]. Braswell was succeeded by {{intel|Apollo Lake}}. | ||
| − | == | + | == Features == |
| − | |||
* Base frequency of 1.04 GHz - 1.6 GHz | * Base frequency of 1.04 GHz - 1.6 GHz | ||
* Burst frequency of 2.08 GHz - 2.64 GHz | * Burst frequency of 2.08 GHz - 2.64 GHz | ||
| Line 45: | Line 44: | ||
created and tagged accordingly. | created and tagged accordingly. | ||
| − | Missing a chip? please dump its name here: | + | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips |
--> | --> | ||
| − | + | <table class="wikitable sortable"> | |
| − | <table class=" | + | <tr><th colspan="10" style="background:#D6D6FF;">Braswell Microprocessors</th></tr> |
| − | + | <tr><th colspan="7">Main processor</th><th colspan="3">IGP</th></tr> | |
| − | + | <tr><th>Model</th><th>Family</th><th>µarch</th><th>Launched</th><th>TDP</th><th>SDP</th><th>Freq</th><th>Name</th><th>Freq</th><th>Max Freq</th></tr> | |
| − | + | {{#ask: [[Category:microprocessor models by intel]] [[core name::Braswell]] | |
| − | |||
| − | {{#ask: [[Category:microprocessor models by intel]] [[core name::Braswell | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
|?microprocessor family | |?microprocessor family | ||
| − | |? | + | |?microarchitecture |
|?first launched | |?first launched | ||
| − | |||
|?tdp | |?tdp | ||
|?sdp | |?sdp | ||
| Line 105: | Line 63: | ||
|?integrated gpu max frequency | |?integrated gpu max frequency | ||
|format=template | |format=template | ||
| − | |template=proc table | + | |template=proc table 1 |
| − | |userparam= | + | |userparam=11 |
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
| − | |||
</table> | </table> | ||
| − | |||
== See also == | == See also == | ||
* {{intel|Cherry Trail|l=core}} | * {{intel|Cherry Trail|l=core}} | ||
Facts about "Braswell - Cores - Intel"
| designer | Intel + |
| first announced | August 2013 + |
| first launched | March 2015 + |
| instance of | core + |
| isa | x86-64 + |
| manufacturer | Intel + |
| microarchitecture | Airmont + |
| name | Braswell + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |
