From WikiChip
Editing intel/cores/amber lake y
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 4: | Line 4: | ||
|no image=Yes | |no image=Yes | ||
|image=kaby lake y (front).png | |image=kaby lake y (front).png | ||
− | | | + | |image 2=kaby lake y (back).png |
|developer=Intel | |developer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
Line 22: | Line 22: | ||
|successor link=intel/cores/ice lake y | |successor link=intel/cores/ice lake y | ||
}} | }} | ||
− | '''Amber Lake Y''' ('''AML-Y''') is the name of the core for [[Intel]]'s | + | '''Amber Lake Y''' ('''AML-Y''') is the name of the core for [[Intel]]'s extremly-low power line of processors based on the {{intel|Amber Lake|l=arch}} microarchitecture serving as a successor to {{intel|Kaby Lake Y|l=core}} core. These chips are primarily targeted towards 2-in-1s detachable, tablets, and computer sticks. Amber Lake Y processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm++ process]] and come at slightly higher clock frequencies. |
== Overview == | == Overview == | ||
Line 56: | Line 56: | ||
<table class="comptable sortable tc15 tc16 tc17 tc18 tc19"> | <table class="comptable sortable tc15 tc16 tc17 tc18 tc19"> | ||
<tr class="comptable-header"><th> </th><th colspan="18">List of Amber Lake Y Processors</th></tr> | <tr class="comptable-header"><th> </th><th colspan="18">List of Amber Lake Y Processors</th></tr> | ||
− | <tr class="comptable-header"><th> </th><th colspan=" | + | <tr class="comptable-header"><th> </th><th colspan="10">Main processor</th><th colspan="3">IGP</th></tr> |
− | {{comp table header 1|cols=Launched, Price, Family, %Cores, %Threads, %L3$, TDP, %Frequency, %Turbo, Name, %Frequency, %Turbo}} | + | {{comp table header 1|cols=Launched, Price, Family, %Cores, %Threads, %L3$, TDP, %Frequency, %Turbo, %Max Memory, Name, %Frequency, %Turbo}} |
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Amber Lake Y]] | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Amber Lake Y]] | ||
|?full page name | |?full page name | ||
Line 70: | Line 70: | ||
|?base frequency#GHz | |?base frequency#GHz | ||
|?turbo frequency (1 core)#GHz | |?turbo frequency (1 core)#GHz | ||
+ | |?max memory#GiB | ||
|?integrated gpu | |?integrated gpu | ||
|?integrated gpu base frequency | |?integrated gpu base frequency | ||
Line 79: | Line 80: | ||
|sort=microprocessor family, model number | |sort=microprocessor family, model number | ||
|order=asc,asc | |order=asc,asc | ||
− | |userparam= | + | |userparam=15 |
|mainlabel=- | |mainlabel=- | ||
|limit=100 | |limit=100 |
Facts about "Amber Lake Y - Cores - Intel"
back image | + |
designer | Intel + |
first announced | June 4, 2018 + |
first launched | August 28, 2018 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + |
manufacturer | Intel + |
microarchitecture | Amber Lake + |
name | Amber Lake Y + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |