From WikiChip
Difference between revisions of "intel/cores/alder lake s"
< intel

(adl-s)
 
Line 1: Line 1:
{{intel title|Comet Lake S|core}}
+
{{intel title|Alder Lake S|core}}
 
{{core
 
{{core
|name=Comet Lake S
+
|name=Alder Lake S
 
|no image=Yes
 
|no image=Yes
 
|developer=Intel
 
|developer=Intel
Line 16: Line 16:
 
|successor link=intel/cores/raptor lake s
 
|successor link=intel/cores/raptor lake s
 
}}
 
}}
'''Alder Lake S''' ('''ADL-S''') is the processor name of [[Intel's]] mainstream performance line of processors based on the {{intel|Alder Lake|Alder Lake microarchitecture|l=arch}} serving as a successor to {{\\|Rocket Lake S}}. These chips are primarily targeted towards desktop performance to value computers, AiOs, and minis. Alder Lake S processors are fabricated on Intel's [[Intel 7]] process. Alder Lake S is the first series of mainstream desktop heterogeneous multi-core microprocessors from Intel.
+
'''Alder Lake S''' ('''ADL-S''') is the name of [[Intel's]] mainstream performance line of processors based on the {{intel|Alder Lake|Alder Lake microarchitecture|l=arch}} serving as a successor to {{\\|Rocket Lake S}}. These chips are primarily targeted towards desktop performance to value computers, AiOs, and minis. Alder Lake S processors are fabricated on Intel's [[Intel 7]] process. Alder Lake S is the first series of mainstream desktop heterogeneous multi-core microprocessors from Intel.
 +
 
 +
==Overview==
 +
Alder Lake S based processors are a 2-chip solution - the microprocessor and the chipset. Alder Lake S utilize Socket LGA-1700 and use 600-series chipset (HUB). The microprocessor is connected to the chipset via 8 of the chip's 28 PCIe lanes using Intel's proprietary Direct Media Interface 4.0 (DMI 4.0), allowing for 16 GT/s transfer rate per lane.
 +
 
 +
=== Common Features ===
 +
All Alder Lake S processors have the following:
 +
 
 +
* Dual-channel Memory
 +
** DDR4-3200 OR DDR5-4800
 +
** 128 GiB
 +
* 20x PCIe Lanes
 +
** 16x PCIe 5.0 (for discrete graphics)
 +
** 4x PCIe 4.0 (for storage)
 +
* [[6 cores|6]]-[[16 cores|16]] cores
 +
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2)
 +
* Graphics
 +
** Xe Graphics ({{intel|Gen12|l=arch}}) {{intel|UHD Graphics 770}} (GT2)
 +
{{clear}}
 +
 
 +
==Coffee Lake S Processors==
 +
== See also ==
 +
{{intel alder lake core see also}}

Revision as of 19:09, 2 November 2021

Edit Values
Alder Lake S
General Info
DesignerIntel
ManufacturerIntel
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureAlder Lake
Word Size
8 octets
16 nibbles
64 bit
ProcessIntel 7
"Intel" is not declared as a valid unit of measurement for this property.
TechnologyCMOS
Succession

Alder Lake S (ADL-S) is the name of Intel's mainstream performance line of processors based on the Alder Lake microarchitecture serving as a successor to Rocket Lake S. These chips are primarily targeted towards desktop performance to value computers, AiOs, and minis. Alder Lake S processors are fabricated on Intel's Intel 7 process. Alder Lake S is the first series of mainstream desktop heterogeneous multi-core microprocessors from Intel.

Overview

Alder Lake S based processors are a 2-chip solution - the microprocessor and the chipset. Alder Lake S utilize Socket LGA-1700 and use 600-series chipset (HUB). The microprocessor is connected to the chipset via 8 of the chip's 28 PCIe lanes using Intel's proprietary Direct Media Interface 4.0 (DMI 4.0), allowing for 16 GT/s transfer rate per lane.

Common Features

All Alder Lake S processors have the following:

  • Dual-channel Memory
    • DDR4-3200 OR DDR5-4800
    • 128 GiB
  • 20x PCIe Lanes
    • 16x PCIe 5.0 (for discrete graphics)
    • 4x PCIe 4.0 (for storage)
  • 6-16 cores
  • Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2)
  • Graphics

Coffee Lake S Processors

See also

arrow up 1.svgPower/Performance

designerIntel +
instance ofcore +
isax86-64 +
isa familyx86 +
manufacturerIntel +
microarchitectureAlder Lake +
nameAlder Lake S +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +