From WikiChip
Editing intel/core x

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 39: Line 39:
 
* '''TDP:''' 140, 165 W
 
* '''TDP:''' 140, 165 W
 
* '''Mem:''' Up to 128 GiB of quad-channel DDR4-2666
 
* '''Mem:''' Up to 128 GiB of quad-channel DDR4-2666
* '''I/O:''' x28 or x44 PCIe Gen 3
+
* '''I/O:''' x44 PCIe Gen 3
 
* '''ISA:''' Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, and AVX-512)
 
* '''ISA:''' Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, and AVX-512)
 
* '''Tech:''' {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|Turbo Max|Turbo Max 3.0}}, {{intel|VT-x}}, {{intel|VT-d}}, and {{intel|SpeedStep}}
 
* '''Tech:''' {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|Turbo Max|Turbo Max 3.0}}, {{intel|VT-x}}, {{intel|VT-d}}, and {{intel|SpeedStep}}
Line 53: Line 53:
 
<table class="comptable sortable tc4 tc5 tc13 tc14">
 
<table class="comptable sortable tc4 tc5 tc13 tc14">
 
<tr class="comptable-header"><th>&nbsp;</th><th colspan="19">List of Skylake-based Core X Processors</th></tr>
 
<tr class="comptable-header"><th>&nbsp;</th><th colspan="19">List of Skylake-based Core X Processors</th></tr>
<tr class="comptable-header"><th>&nbsp;</th><th colspan="10">Main processor</th><th>Memory</th><th>I/O</th><th>Features</th></tr>
+
<tr class="comptable-header"><th>&nbsp;</th><th colspan="9">Main processor</th><th colspan="2">Memory</th><th>I/O</th><th>Features</th></tr>
{{comp table header 1|cols=Price, Launched, Cores, Threads, L2$, L3$, TDP, Frequency, Turbo, {{intel|TBMT}}, Memory Type, Max [[PCIe]], Turbo Max}}
+
{{comp table header 1|cols=Price, Launched, Cores, Threads, L2$, L3$, Frequency, Turbo, TDP, Max Mem, Memory Type, Max [[PCIe]], Turbo Max}}
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake X]] [[microarchitecture::Skylake (server)]]
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake X]] [[microarchitecture::Skylake (server)]]
 
  |?full page name
 
  |?full page name
Line 64: Line 64:
 
  |?l2$ size
 
  |?l2$ size
 
  |?l3$ size
 
  |?l3$ size
|?tdp
 
 
  |?base frequency#GHz
 
  |?base frequency#GHz
 
  |?turbo frequency (1 core)#GHz
 
  |?turbo frequency (1 core)#GHz
  |?intel turbo boost max technology 3 0 frequency#GHz
+
  |?tdp
 +
|?max memory#GiB
 
  |?supported memory type
 
  |?supported memory type
 
  |?Has subobject.max pcie lanes
 
  |?Has subobject.max pcie lanes

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "Core X - Intel"
designerIntel +
first announcedMay 30, 2017 +
full page nameintel/core x +
instance ofmicroprocessor family +
main designerIntel +
manufacturerIntel +
microarchitectureSkylake + and Kaby Lake +
nameCore X +
packageFCLGA-2066 +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket R +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +