From WikiChip
Editing intel/core x

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 35: Line 35:
 
=== Skylake ===
 
=== Skylake ===
 
{{see also|intel/microarchitectures/skylake|intel/cores/skylake_x|l1=Skylake µarch|l2=Skylake X core}}
 
{{see also|intel/microarchitectures/skylake|intel/cores/skylake_x|l1=Skylake µarch|l2=Skylake X core}}
−
Skylake-based Core X processors were introduced at Computex 2017. Those processors incorporate a large number of changes over their {{intel|Broadwell|l=arch}} counterparts which brings along a performance increase in addition to other improvements. Those processors are also the first to incorporate the new {{x86|AVX-512}} extension. All models have the following common features:
+
Skylake-based Core X processors were introduced at Computex 2017. Those processors incorporate a large number of changes over their {{intel|Broadwell|l=arch}} counterparts which brings along a performance increase in addition to other improvements. Those processors are also the first to incorporate the new {{x86|AVX-512}} extension.
  
−
* '''TDP:''' 140, 165 W
+
* '''TDP:''' 140 W
−
* '''Mem:''' Up to 128 GiB of quad-channel DDR4-2666
 
−
* '''I/O:''' x28 or x44 PCIe Gen 3
 
 
* '''ISA:''' Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, and AVX-512)
 
* '''ISA:''' Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, and AVX-512)
−
* '''Tech:''' {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|Turbo Max|Turbo Max 3.0}}, {{intel|VT-x}}, {{intel|VT-d}}, and {{intel|SpeedStep}}
+
* '''Tech:''' {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|Turbo Max|Turbo Max 3.0}}, {{intel|Hyper-Threading}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|SpeedStep}}, Software Guard ({{intel|SGX}}), and Memory Protection ({{intel|MPX}})
  
 
<!-- NOTE:  
 
<!-- NOTE:  
Line 51: Line 49:
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
−
<table class="comptable sortable tc4 tc5 tc13 tc14">
+
<table class="comptable sortable tc13">
 
<tr class="comptable-header"><th>&nbsp;</th><th colspan="19">List of Skylake-based Core X Processors</th></tr>
 
<tr class="comptable-header"><th>&nbsp;</th><th colspan="19">List of Skylake-based Core X Processors</th></tr>
−
<tr class="comptable-header"><th>&nbsp;</th><th colspan="10">Main processor</th><th>Memory</th><th>I/O</th><th>Features</th></tr>
+
<tr class="comptable-header"><th>&nbsp;</th><th colspan="8">Main processor</th><th colspan="2">Memory</th><th>I/O</th><th>Features</th></tr>
−
{{comp table header 1|cols=Price, Launched, Cores, Threads, L2$, L3$, TDP, Frequency, Turbo, {{intel|TBMT}}, Memory Type, Max [[PCIe]], Turbo Max}}
+
{{comp table header 1|cols=Price, Process, Launched, Cores, Threads, Frequency, Turbo, TDP, Max Mem, Memory Type, Max [[PCIe]], Turbo Max}}
−
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake X]] [[microarchitecture::Skylake (server)]]
+
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake X]] [[microarchitecture::Skylake]]
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
 
  |?release price
 
  |?release price
 +
|?process
 
  |?first launched
 
  |?first launched
 
  |?core count
 
  |?core count
 
  |?thread count
 
  |?thread count
−
|?l2$ size
 
−
|?l3$ size
 
−
|?tdp
 
 
  |?base frequency#GHz
 
  |?base frequency#GHz
 
  |?turbo frequency (1 core)#GHz
 
  |?turbo frequency (1 core)#GHz
−
  |?intel turbo boost max technology 3 0 frequency#GHz
+
  |?tdp
 +
|?max memory#GiB
 
  |?supported memory type
 
  |?supported memory type
−
  |?Has subobject.max pcie lanes
+
  |?max pcie lanes
 
  |?has intel turbo boost max technology 3 0
 
  |?has intel turbo boost max technology 3 0
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
−
  |userparam=15:15
+
  |userparam=14:14
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}
−
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake X]] [[microarchitecture::Skylake (server)]]}}
+
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake X]] [[microarchitecture::Skylake]]}}
 
</table>
 
</table>
 
{{comp table end}}
 
{{comp table end}}
Line 82: Line 79:
 
=== Kaby Lake ===
 
=== Kaby Lake ===
 
{{see also|intel/microarchitectures/kaby lake|intel/cores/kaby lake x|l1=Kaby Lake µarch|l2=Kaby Lake X core}}
 
{{see also|intel/microarchitectures/kaby lake|intel/cores/kaby lake x|l1=Kaby Lake µarch|l2=Kaby Lake X core}}
−
Kaby Lake-based Core X processors were introduced at Computex 2017 at the same time as the Skylake models. Despite that, those processors are far more similar to the high-end {{intel|Core i7}} ({{intel|Kaby Lake S|l=core}} core) contemporaries in terms of features and capabilities vs the Skylake Core X variants. Likewise, they do not incorporate some of the more significant features such as a high core count, the cache hierarchy, and {{x86|AVX-512}}. Additionally, those processors only support dual-channel memory.
+
Kaby Lake-based Core X processors were introduced at Computex 2017 at the same time as the Skylake models. Despite that, those processors are far more similar to the high-end {{intel|Core i7}} ({{intel|Kaby Lake S|l=core}} core) contemporaries in terms of features and capabilities vs the Skylake Core X variants. Likewise, they do not incorporate some of the more significant features such as a high core count, the new cache system, and {{x86|AVX-512}}.
  
 
* '''TDP:''' 112 W
 
* '''TDP:''' 112 W
−
* '''Mem:''' Up to 64 GiB of dual-channel DDR-2666 memory
 
−
* '''I/O:''' x16 PCIe Gen 3
 
 
* '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2)
 
* '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2)
−
* '''Tech:''' {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|Turbo Max|Turbo Max 3.0}}, {{intel|VT-x}}, {{intel|VT-d}}, and {{intel|SpeedStep}}
+
* '''Tech:''' {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|Turbo Max|Turbo Max 3.0}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|SpeedStep}}, Software Guard ({{intel|SGX}}), and Memory Protection ({{intel|MPX}})
 +
* 16x PCIe lanes
 +
* Up to 64 [[GiB]] of dual-channel DDR-2666 memory
  
 
<!-- NOTE:  
 
<!-- NOTE:  
Line 98: Line 95:
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
−
<table class="comptable sortable tc11">
+
<table class="comptable sortable tc10">
 
<tr class="comptable-header"><th>&nbsp;</th><th colspan="19">List of Kaby Lake-based Core X Processors</th></tr>
 
<tr class="comptable-header"><th>&nbsp;</th><th colspan="19">List of Kaby Lake-based Core X Processors</th></tr>
−
<tr class="comptable-header"><th>&nbsp;</th><th colspan="9">Main processor</th><th colspan="9">Features</th></tr>
+
<tr class="comptable-header"><th>&nbsp;</th><th colspan="8">Main processor</th><th colspan="9">Features</th></tr>
−
{{comp table header 1|cols=Price, Launched, Cores, Threads, L2$, L3$, Frequency, Turbo, TDP, {{intel|Hyper-Threading|HT}}}}
+
{{comp table header 1|cols=Price, Process, Launched, Cores, Threads, Frequency, Turbo, TDP, {{intel|Hyper-Threading|HT}}}}
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]] [[microarchitecture::Kaby Lake]]
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]] [[microarchitecture::Kaby Lake]]
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
 
  |?release price
 
  |?release price
 +
|?process
 
  |?first launched
 
  |?first launched
 
  |?core count
 
  |?core count
 
  |?thread count
 
  |?thread count
−
|?l2$ size
 
−
|?l3$ size
 
 
  |?base frequency#GHz
 
  |?base frequency#GHz
 
  |?turbo frequency (1 core)#GHz
 
  |?turbo frequency (1 core)#GHz
Line 117: Line 113:
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
−
  |userparam=12:12
+
  |userparam=11:11
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}
 
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]] [[microarchitecture::Kaby Lake]]}}
 
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]] [[microarchitecture::Kaby Lake]]}}
−
</table>
 
−
{{comp table end}}
 
−
 
−
=== Skylake Refresh ===
 
−
{{see also|intel/cores/skylake x refresh|l1=Skylake X Refresh}}
 
−
In late 2018 Intel {{intel|Skylake X Refresh|l=core|refreshed}} the entire {{intel|Skylake X|l=core}} lineup. In addition to the higher clock frequencies achieved as a result of utilizing their mature [[14 nm process]], those processors also makes use of [[solder thermal interface material]] instead of a paste, increasing the thermal conductivity and improving the available [[overclocking]] headroom. The refreshed lineup got rid of the [[hexa-core]] part and eliminates the PCIe lanes-based segmentation, providing x44 PCIe lanes on all models. Additionally, all models under [[12 cores]] come with a larger [[L3 cache]]. Most of the low All models have the following common features:
 
−
 
−
* '''TDP:''' 165 W
 
−
* '''Mem:''' Up to 128 GiB of quad-channel DDR4-2666
 
−
* '''I/O:''' x44 PCIe Gen 3
 
−
* '''ISA:''' Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, and AVX-512)
 
−
* '''Tech:''' {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|Turbo Max|Turbo Max 3.0}}, {{intel|VT-x}}, {{intel|VT-d}}, and {{intel|SpeedStep}}
 
−
 
−
<!-- NOTE:
 
−
          This table is generated automatically from the data in the actual articles.
 
−
          If a microprocessor is missing from the list, an appropriate article for it needs to be
 
−
          created and tagged accordingly.
 
−
 
−
          Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
 
−
-->
 
−
{{comp table start}}
 
−
<table class="comptable sortable tc4 tc5 tc13 tc14">
 
−
{{comp table header|main|13:List of Skylake Refresh-based Core X Processors}}
 
−
{{comp table header 1|cols=Price, Launched, Cores, Threads, L2$, L3$, TDP, Frequency, Turbo, {{intel|TBMT}}}}
 
−
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake X Refresh]] [[microarchitecture::Skylake (server)]]
 
−
|?full page name
 
−
|?model number
 
−
|?release price
 
−
|?first launched
 
−
|?core count
 
−
|?thread count
 
−
|?l2$ size
 
−
|?l3$ size
 
−
|?tdp
 
−
|?base frequency#GHz
 
−
|?turbo frequency (1 core)#GHz
 
−
|?intel turbo boost max technology 3 0 frequency#GHz
 
−
|format=template
 
−
|template=proc table 3
 
−
|userparam=12
 
−
|mainlabel=-
 
−
}}
 
−
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake X Refresh]] [[microarchitecture::Skylake (server)]]}}
 
 
</table>
 
</table>
 
{{comp table end}}
 
{{comp table end}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/core_x"
Facts about "Core X - Intel"
RDF feed
designerIntel +
first announcedMay 30, 2017 +
full page nameintel/core x +
instance ofmicroprocessor family +
main designerIntel +
manufacturerIntel +
microarchitectureSkylake + and Kaby Lake +
nameCore X +
packageFCLGA-2066 +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket R +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +