From WikiChip
Editing intel/core m/m3-8114y
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 17: | Line 17: | ||
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
− | |microarch=Cannon | + | |microarch=Amber Lake |
− | |core name= | + | |chipset=Cannon Point |
+ | |core name=Amber Lake Y | ||
|core family=6 | |core family=6 | ||
− | |process= | + | |core model=102 |
+ | |process=14 nm | ||
|technology=CMOS | |technology=CMOS | ||
|word size=64 bit | |word size=64 bit | ||
|core count=2 | |core count=2 | ||
|thread count=4 | |thread count=4 | ||
+ | |max cpus=1 | ||
|max memory=16 GiB | |max memory=16 GiB | ||
− | | | + | |tdp=4.5 W |
}} | }} | ||
− | '''Core M3-8114Y''' is a {{arch|64}} [[dual-core]] low-end performance ultra-low power [[x86]] mobile microprocessor expected to be introduced by [[Intel]] in | + | '''Core M3-8114Y''' is a {{arch|64}} [[dual-core]] low-end performance ultra-low power [[x86]] mobile microprocessor expected to be introduced by [[Intel]] in early [[2018]]. This chip, which is based on the {{intel|Amber Lake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process]]. The M3-8114Y operates at 1.5 GHz with a TDP of 4.5 W. The processor supports up to 16 GiB of dual-channel ? memory and incorporates Intel's {{intel|UHD Graphics 615}} [[IGP]] operating at ? MHz with a burst frequency of ? MHz. |
{{unknown features}} | {{unknown features}} | ||
+ | |||
+ | |||
+ | {{leaked info}} | ||
== Cache == | == Cache == | ||
− | {{ | + | {{main|intel/microarchitectures/amber_lake#Memory_Hierarchy|l1=Amber Lake § Cache}} |
+ | {{cache size | ||
+ | |l1 cache=128 KiB | ||
+ | |l1i cache=64 KiB | ||
+ | |l1i break=2x32 KiB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1d cache=64 KiB | ||
+ | |l1d break=2x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d policy=write-back | ||
+ | |l2 cache=512 KiB | ||
+ | |l2 break=2x256 KiB | ||
+ | |l2 desc=4-way set associative | ||
+ | |l2 policy=write-back | ||
+ | |l3 cache=4 MiB | ||
+ | |l3 break=2x2 MiB | ||
+ | |l3 desc=16-way set associative | ||
+ | |l3 policy=write-back | ||
+ | }} | ||
== Memory controller == | == Memory controller == | ||
Line 60: | Line 84: | ||
== Graphics == | == Graphics == | ||
{{integrated graphics | {{integrated graphics | ||
− | | gpu = UHD Graphics | + | | gpu = UHD Graphics 615 |
| device id = | | device id = | ||
| designer = Intel | | designer = Intel | ||
− | | execution units = | + | | execution units = 24 |
| max displays = 3 | | max displays = 3 | ||
| max memory = 16 GiB | | max memory = 16 GiB |
Facts about "Core M3-8114Y - Intel"