From WikiChip
Editing intel/core i9/i9-9980hk

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Core i9-9980HK}}
 
{{intel title|Core i9-9980HK}}
 
{{chip
 
{{chip
 +
|future=Yes
 
|name=Core i9-9980HK
 
|name=Core i9-9980HK
 
|image=coffee lake h (front).png
 
|image=coffee lake h (front).png
Line 7: Line 8:
 
|manufacturer=Intel
 
|manufacturer=Intel
 
|model number=i9-9980HK
 
|model number=i9-9980HK
|part number=CL8068404068910
 
|s-spec=SRFD0
 
 
|market=Mobile
 
|market=Mobile
|first announced=April 23, 2019
 
|first launched=April 23, 2019
 
|release price (tray)=$583.00
 
 
|family=Core i9
 
|family=Core i9
 
|series=i9-9000
 
|series=i9-9000
 
|locked=No
 
|locked=No
|frequency=2,400 MHz
 
|turbo frequency1=4,900 MHz
 
 
|bus type=DMI 3.0
 
|bus type=DMI 3.0
 
|bus links=4
 
|bus links=4
 
|bus rate=8 GT/s
 
|bus rate=8 GT/s
|clock multiplier=24
 
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86
Line 30: Line 23:
 
|core family=6
 
|core family=6
 
|core model=158
 
|core model=158
|core stepping=R0
+
|core stepping=U0
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
 
|die area=149 mm²
 
|die area=149 mm²
 
|word size=64 bit
 
|word size=64 bit
|core count=8
+
|core count=6
|thread count=16
+
|thread count=12
 
|max cpus=1
 
|max cpus=1
|max memory=128 GiB
+
|max memory=64 GiB
 
|tdp=45 W
 
|tdp=45 W
|tjunc min=0 °C
 
|tjunc max=100 °C
 
 
|package module 1={{packages/intel/fcbga-1440}}
 
|package module 1={{packages/intel/fcbga-1440}}
 
}}
 
}}
'''Core i9-9980HK''' is a {{arch|64}} [[octa-core]] very high-end performance [[x86]] mobile microprocessor expected to be introduced by [[Intel]] in early [[2019]]. This processor, which is based on the {{intel|Coffee Lake|l=arch}} microarchitecture, is manufactured on Intel's 3rd generation enhanced [[14 nm process|14nm++ process]]. The i9-9980HK operates at 2.4 GHz with a TDP of 45 W, a {{intel|turbo boost}} of up to 4.9 GHz, and a {{intel|thermal velocity boost}} of [[intel thermal velocity boost::5 GHz]]. This chip integrates Intel's {{intel|UHD Graphics 630}} GPU operating at 350 MHz with a burst frequency of up to 1.25 GHz and supports up to 128 GiB of dual-channel DDR4-2666 memory.
+
'''Core i9-9980HK''' is a {{arch|64}} [[hexa-core]] very high-end performance [[x86]] mobile microprocessor expected to be introduced by [[Intel]] in early [[2019]]. This processor, which is based on the {{intel|Coffee Lake|l=arch}} microarchitecture, is manufactured on Intel's 3rd generation enhanced [[14 nm process|14nm++ process]]. The i9-9980HK operates at ? GHz with a TDP of ? W, a {{intel|turbo boost}} of up to ? GHz, and a {{intel|thermal velocity boost}} of [[intel thermal velocity boost::? GHz]]. This chip integrates Intel's {{intel|UHD Graphics 630}} GPU operating at 350 MHz with a burst frequency of up to 1.2 GHz and supports up to 128 GiB of dual-channel DDR4-2666 memory.
 +
 
 +
 
 +
{{unknown features}}
  
  
Line 50: Line 44:
 
{{main|intel/microarchitectures/coffee_lake#Memory_Hierarchy|l1=Coffee Lake § Cache}}
 
{{main|intel/microarchitectures/coffee_lake#Memory_Hierarchy|l1=Coffee Lake § Cache}}
 
{{cache size
 
{{cache size
|l1 cache=512 KiB
+
|l1 cache=384 KiB
|l1i cache=256 KiB
+
|l1i cache=192 KiB
|l1i break=8x32 KiB
+
|l1i break=6x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
|l1d cache=256 KiB
+
|l1d cache=192 KiB
|l1d break=8x32 KiB
+
|l1d break=6x32 KiB
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
 
|l1d policy=write-back
 
|l1d policy=write-back
|l2 cache=2 MiB
+
|l2 cache=1.5 MiB
|l2 break=8x256 KiB
+
|l2 break=6x256 KiB
 
|l2 desc=4-way set associative
 
|l2 desc=4-way set associative
 
|l2 policy=write-back
 
|l2 policy=write-back
|l3 cache=16 MiB
+
|l3 cache=12 MiB
|l3 break=8x2 MiB
+
|l3 break=6x2 MiB
 
|l3 desc=16-way set associative
 
|l3 desc=16-way set associative
 
|l3 policy=write-back
 
|l3 policy=write-back
Line 73: Line 67:
 
|type 2=LPDDR3-2133
 
|type 2=LPDDR3-2133
 
|ecc=No
 
|ecc=No
|max mem=128 GiB
+
|max mem=64 GiB
 
|controllers=1
 
|controllers=1
 
|channels=2
 
|channels=2
Line 104: Line 98:
 
| max memory          = 64 GiB
 
| max memory          = 64 GiB
 
| frequency          = 350 MHz
 
| frequency          = 350 MHz
| max frequency      = 1,250 MHz
+
| max frequency      = 1,200 MHz
  
 
| output crt          =  
 
| output crt          =  
Line 173: Line 167:
 
|avx512vbmi=No
 
|avx512vbmi=No
 
|avx5124fmaps=No
 
|avx5124fmaps=No
|avx512vnni=No
 
 
|avx5124vnniw=No
 
|avx5124vnniw=No
 
|avx512vpopcntdq=No
 
|avx512vpopcntdq=No
Line 189: Line 182:
 
|clmul=Yes
 
|clmul=Yes
 
|f16c=Yes
 
|f16c=Yes
|bfloat16=No
 
 
|tbt1=No
 
|tbt1=No
 
|tbt2=Yes
 
|tbt2=Yes
 
|tbmt3=No
 
|tbmt3=No
|tvb=Yes
 
 
|bpt=No
 
|bpt=No
 
|eist=Yes
 
|eist=Yes
Line 213: Line 204:
 
|ipt=Yes
 
|ipt=Yes
 
|tsx=No
 
|tsx=No
|txt=Yes
+
|txt=No
 
|ht=Yes
 
|ht=Yes
 
|vpro=No
 
|vpro=No
Line 224: Line 215:
 
|osguard=Yes
 
|osguard=Yes
 
|intqat=No
 
|intqat=No
|dlboost=No
 
 
|3dnow=No
 
|3dnow=No
 
|e3dnow=No
 
|e3dnow=No

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Core i9-9980HK - Intel#package + and Core i9-9980HK - Intel#pcie +
base frequency2,400 MHz (2.4 GHz, 2,400,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipset300 series +
clock multiplier24 +
core count8 +
core family6 +
core model158 +
core nameCoffee Lake HR +
core steppingR0 +
designerIntel +
device id0x3E9B +
die area149 mm² (0.231 in², 1.49 cm², 149,000,000 µm²) +
familyCore i9 +
first announcedApril 23, 2019 +
first launchedApril 23, 2019 +
full page nameintel/core i9/i9-9980hk +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supportfalse +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard +, Flex Memory Access +, Identity Protection Technology +, Trusted Execution Technology + and Thermal Velocity Boost +
has intel enhanced speedstep technologytrue +
has intel flex memory access supporttrue +
has intel identity protection technology supporttrue +
has intel secure key technologytrue +
has intel speed shift technologytrue +
has intel supervisor mode execution protectiontrue +
has intel thermal velocity boosttrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multiplierfalse +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuUHD Graphics 630 +
integrated gpu base frequency350 MHz (0.35 GHz, 350,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units24 +
integrated gpu max frequency1,250 MHz (1.25 GHz, 1,250,000 KHz) +
integrated gpu max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) +
intel thermal velocity boost5,000 MHz (5 GHz, 5,000,000 kHz) +
isax86-64 +
isa familyx86 +
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description4-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description16-way set associative +
l3$ size16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) +
ldateApril 23, 2019 +
main imageFile:coffee lake h (front).png +
main image captionCoffee Lake H, Front +
manufacturerIntel +
market segmentMobile +
max cpu count1 +
max junction temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
max memory bandwidth39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) +
max memory channels2 +
microarchitectureCoffee Lake +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberi9-9980HK +
nameCore i9-9980HK +
packageFCBGA-1440 +
part numberCL8068404068910 +
platformCoffee Lake +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 583.00 (€ 524.70, £ 472.23, ¥ 60,241.39) +
release price (tray)$ 583.00 (€ 524.70, £ 472.23, ¥ 60,241.39) +
s-specSRFD0 +
seriesi9-9000 +
smp max ways1 +
supported memory typeDDR4-2666 + and LPDDR3-2133 +
tdp45 W (45,000 mW, 0.0603 hp, 0.045 kW) +
technologyCMOS +
thread count16 +
turbo frequency (1 core)4,900 MHz (4.9 GHz, 4,900,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensionstrue +
x86/has software guard extensionstrue +