From WikiChip
Editing intel/core i7/i7-6498du

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Core i7-6498DU}}
 
{{intel title|Core i7-6498DU}}
−
{{chip
+
{{mpu
−
|name=Core i7-6498DU
+
| name               = Intel Core i7-6498DU
−
|image=skylake u (front; standard).png
+
| no image            = Yes
−
|designer=Intel
+
| image              =
−
|manufacturer=Intel
+
| image size          =
−
|model number=i7-6498DU
+
| caption            =  
−
|part number=FJ8066201930413
+
| designer           = Intel
−
|s-spec=SR2NS
+
| manufacturer       = Intel
−
|market=Mobile
+
| model number       = i7-6498DU
−
|first announced=September 1, 2015
+
| part number         = FJ8066201930413
−
|first launched=September 27, 2015
+
| market             = Mobile
−
|last order=March 15, 2019
+
| first announced     = December 27, 2015
−
|last shipment=September 30, 2019
+
| first launched     = 2016
−
|release price=$393
+
| last order         =  
−
|family=Core i7
+
| last shipment       =  
−
|series=i7-6000
+
| release price       = $393
−
|locked=Yes
+
 
−
|frequency=2,500 MHz
+
| family             = Core i7
−
|turbo frequency1=3,100 MHz
+
| series             = 6000DU
−
|bus type=OPI
+
| locked             = Yes
−
|bus rate=4 GT/s
+
| frequency           = 2,500 MHz
−
|clock multiplier=25
+
| turbo frequency    = 3,100 MHz
−
|isa=x86-64
+
| bus type           = DMI 3.0
−
|isa family=x86
+
| bus speed          =  
−
|microarch=Skylake
+
| bus rate           = 8.0 GT/s
−
|core name=Skylake U
+
| bus links          =
−
|core family=6
+
| clock multiplier   = 25
−
|core model=78
+
| s-spec              = SR2NS
−
|core stepping=D1
+
| s-spec qs          =
−
|process=14 nm
+
| cpuid              =  
−
|transistors=1,750,000,000
+
 
−
|technology=CMOS
+
| microarch           = Skylake
−
|die area=98.57 mm²
+
| platform            =
−
|die length=10.3 mm
+
| chipset            =
−
|die width=9.57 mm
+
| core name           = Skylake U
−
|mcp=Yes
+
| core family         =  
−
|die count=2
+
| core model         =  
−
|word size=64 bit
+
| core stepping       =  
−
|core count=2
+
| process             = 14 nm
−
|thread count=4
+
| transistors         =  
−
|max cpus=1
+
| technology         = CMOS
−
|max memory=32 GiB
+
| die area           = <!-- XX mm² -->
−
|v core min=0.55 V
+
| die width           =  
−
|v core max=1.52 V
+
| die length          =  
−
|tdp=15 W
+
| word size           = 64 bit
−
|ctdp down=7.5 W
+
| core count         = 2
−
|ctdp down frequency=800 MHz
+
| thread count       = 4
−
|ctdp up=25 W
+
| max cpus           = 1
−
|ctdp up frequency=2,600 MHz
+
| max memory         = 32 GiB
−
|tjunc min=0 °C
+
| max memory addr    =
−
|tjunc max=100 °C
+
 
−
|tstorage min=-25 °C
+
| electrical          = Yes
−
|tstorage max=125 °C
+
| v core             =  
−
|package module 1={{packages/intel/fcbga-1356}}
+
| v core tolerance    =
 +
| v io                =
 +
| v io tolerance      =
 +
| sdp                =  
 +
| tdp                 = 15 W
 +
| tdp typical        =
 +
| ctdp down           = 7.5 W
 +
| ctdp down frequency = 800 MHz
 +
| ctdp up             = 25 W
 +
| ctdp up frequency   = 2,600 MHz
 +
| temp min            =
 +
| temp max            =
 +
| tjunc min          =
 +
| tjunc max          =
 +
| tcase min           = 0 °C
 +
| tcase max           = 100 °C
 +
| tstorage min       =  
 +
| tstorage max       =  
 +
| tambient min        =
 +
| tambient max        =
 +
 
 +
| packaging          = Yes
 +
| package 0          = FCBGA-1356
 +
| package 0 type      = FCBGA
 +
| package 0 pins      = 1356
 +
| package 0 pitch    = 0.65 mm
 +
| package 0 width    = 42 mm
 +
| package 0 length    = 24 mm
 +
| package 0 height    = 1.3 mm
 +
| socket 0            = BGA-1356
 +
| socket 0 type      = BGA
 
}}
 
}}
−
'''Core i7-6498DU''' is a {{arch|64}} [[dual-core]] high-end performance [[x86]] mobile microprocessor introduced by [[Intel]] in late [[2015]]. Fabricated on a [[14 nm process]] based on the {{intel|Skylake}} microarchitecture, this processor operates at 2.5 GHz. The i7-6498DU has a TDP of 15 W with a configurable TDP-down of 7.5 W (800 MHz) and a configurable TDP-up of 25 W (2.6 Ghz). This chip incorporates the {{intel|HD Graphics 510}} GPU operating at 300 MHz with a burst frequency of 1.05 GHz. This processor supports up to 32 GiB of non-ECC dual-channel DDR4-2133 memory.
+
'''Core i7-6498DU''' is a {{arch|64}} [[dual core]] [[x86]] performance mobile [[microprocessor]] introduced by [[Intel]] in early 2016. This processor operates at base frequency of 2.5 GHz with a turbo frequency of 3.1 GHz for a single active core. The processor incorporates Intel's {{intel|HD Graphics 510}} [[GPU]] operating at 300 MHz with a boost frequency of 1.05 GHz. This model has a TDP of 15 W with a configurable TDP-up of 25 W (2.6 GHz) and a configurable TDP-down of 7.5 W (800 MHz). The chip is based on the {{intel|Skylake|l=arch}} [[microarchitecture]] and is manufactured on a [[14 nm process]].
  
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
 
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
−
{{cache size
+
{{cache info
−
|l1 cache=128 KiB
 
 
|l1i cache=64 KiB
 
|l1i cache=64 KiB
 
|l1i break=2x32 KiB
 
|l1i break=2x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
 +
|l1i extra=(per core, write-back)
 
|l1d cache=64 KiB
 
|l1d cache=64 KiB
 
|l1d break=2x32 KiB
 
|l1d break=2x32 KiB
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
−
|l1d policy=write-back
+
|l1d extra=(per core, write-back)
 
|l2 cache=512 KiB
 
|l2 cache=512 KiB
 
|l2 break=2x256 KiB
 
|l2 break=2x256 KiB
 
|l2 desc=4-way set associative
 
|l2 desc=4-way set associative
−
|l2 policy=write-back
+
|l2 extra=(per core, write-back)
 
|l3 cache=4 MiB
 
|l3 cache=4 MiB
 
|l3 break=2x2 MiB
 
|l3 break=2x2 MiB
−
|l3 policy=write-back
+
|l3 desc=16-way set associative
−
}}
+
|l3 extra=(shared)
−
 
 
−
== Memory controller ==
 
−
{{memory controller
 
−
|type=DDR4-2133
 
−
|type 2=LPDDR3-1866
 
−
|type 3=DDR3L-1600
 
−
|ecc=No
 
−
|max mem=32 GiB
 
−
|controllers=1
 
−
|channels=2
 
−
|max bandwidth=31.79 GiB/s
 
−
|bandwidth schan=15.89 GiB/s
 
−
|bandwidth dchan=31.79 GiB/s
 
−
}}
 
−
 
 
−
== Expansions ==
 
−
{{expansions
 
−
| pcie revision      = 3.0
 
−
| pcie lanes        = 12
 
−
| pcie config        = 1x4
 
−
| pcie config 2      = 2x2
 
−
| pcie config 3      = 1x2+2x1
 
−
| pcie config 4      = 4x1
 
 
}}
 
}}
  
 
== Graphics ==
 
== Graphics ==
−
{{integrated graphics
+
{{integrated graphic
−
| gpu                = HD Graphics 510
+
| gpu                = Intel HD Graphics 510
 
| device id          = 0x1906
 
| device id          = 0x1906
−
| designer            = Intel
 
 
| execution units    = 12
 
| execution units    = 12
−
| max displays       = 3
+
| displays           = 3
 +
| frequency          = 300 MHz
 +
| max frequency      = 1050 MHz
 
| max memory          = 32 GiB
 
| max memory          = 32 GiB
−
| frequency          = 300 MHz
 
−
| max frequency      = 1,050 MHz
 
  
 
| output crt          =  
 
| output crt          =  
Line 121: Line 127:
 
| output dvi          = Yes
 
| output dvi          = Yes
  
−
| directx ver       = 12
+
| directx ver         = 12.1
−
| opengl ver         = 4.4
+
| opengl ver         = 4.4
−
| opencl ver         = 2.0
+
| opencl ver         = 2.0
−
| hdmi ver           = 1.4a
+
| opengl es ver      =
−
| dp ver             = 1.2
+
| hdmi ver           = 1.4
−
| edp ver           = 1.3
+
| dvi ver            =
−
| max res hdmi       = 4096x2304
+
| dsi ver            =
−
| max res hdmi freq = 24 Hz
+
| vulkan ver          =
−
| max res dp         = 4096x2304
+
| dp ver             = 1.2
−
| max res dp freq   = 60 Hz
+
| edp ver             = 1.3
−
| max res edp       = 4096x2304
+
 
−
| max res edp freq   = 60 Hz
+
| max res hdmi       = 4096x2304
−
| max res vga       =  
+
| max res hdmi freq   = 24 Hz
−
| max res vga freq  =  
+
| max res dvi        =
 +
| max res dvi freq    =
 +
| max res dsi        =
 +
| max res dsi freq    =
 +
| max res dp         = 4096x2304
 +
| max res dp freq     = 60 Hz
 +
| max res edp         = 4096x2304
 +
| max res edp freq   = 60 Hz
 +
| max res vga         =  
 +
| max res vga freq   =
 +
 
 +
| intel quick sync   = Yes
 +
| intel intru 3d    = Yes
 +
| intel insider      = Yes
 +
| intel widi        = Yes
 +
| intel fdi          =
 +
| intel clear video  = Yes
 +
}}
  
−
| features             = Yes
+
== Memory controller ==
−
| intel quick sync    = Yes
+
{{integrated memory controller
−
| intel intru 3d      = Yes
+
| type              = DDR3L-1866
−
| intel insider       =  
+
| type 2             = LPDDR4-2133
−
| intel widi          =  
+
| controllers        = 1
−
| intel fdi            =  
+
| channels          = 2
−
| intel clear video   = Yes
+
| ecc support       = Yes
−
| intel clear video hd = Yes
+
| max bandwidth      = 31.79 GiB/s
 +
| bandwidth schan    = 15.89 GiB/s
 +
| bandwidth dchan   = 31.79 GiB/s
 +
| max memory        = 32 GiB
 +
| pae                =  
 
}}
 
}}
−
{{skylake hardware accelerated video table|col=1}}
 
  
−
== Features ==  
+
==Expansions==
−
{{x86 features
+
{{mpu expansions
−
|real=Yes
+
| pcie revision      = 3.0
−
|protected=Yes
+
| pcie lanes        = 12
−
|smm=Yes
+
| pcie config        = 1x4
−
|fpu=Yes
+
| pcie config 1      = 2x2
−
|x8616=Yes
+
| pcie config 2      = 1x2+2x1 and 4x1
−
|x8632=Yes
+
| usb revision      =  
−
|x8664=Yes
+
| usb revision 2    =  
−
|nx=Yes
+
| usb revision N    =  
−
|mmx=Yes
+
| usb ports          =  
−
|emmx=Yes
+
| sata ports        =  
−
|sse=Yes
+
| integrated lan    =  
−
|sse2=Yes
+
| uart              =  
−
|sse3=Yes
+
}}
−
|ssse3=Yes
 
−
|sse41=Yes
 
−
|sse42=Yes
 
−
|sse4a=No
 
−
|avx=Yes
 
−
|avx2=Yes
 
  
−
|abm=Yes
+
== Features ==
−
|tbm=No
+
{{mpu features
−
|bmi1=Yes
+
| em64t      = Yes
−
|bmi2=Yes
+
| nx          = Yes
−
|fma3=Yes
+
| txt        = Yes
−
|fma4=No
+
| tsx        =  
−
|aes=Yes
+
| vpro        =  
−
|rdrand=Yes
+
| ht          = Yes
−
|sha=No
+
| tbt1        =
−
|xop=No
+
| tbt2        = Yes
−
|adx=Yes
+
| bpt        =  
−
|clmul=Yes
+
| vt-x        = Yes
−
|f16c=Yes
+
| vt-d        = Yes
−
|tbt1=No
+
| ept        = Yes
−
|tbt2=Yes
+
| mmx        = Yes
−
|tbmt3=No
+
| sse        = Yes
−
|bpt=No
+
| sse2        = Yes
−
|eist=Yes
+
| sse3        = Yes
−
|sst=No
+
| ssse3      = Yes
−
|flex=Yes
+
| sse4        = Yes
−
|fastmem=No
+
| sse4.1      = Yes
−
|isrt=Yes
+
| sse4.2      = Yes
−
|sba=No
+
| aes        = Yes
−
|mwt=Yes
+
| pclmul      = Yes
−
|sipp=No
+
| avx        = Yes
−
|att=No
+
| avx2        = Yes
−
|ipt=Yes
+
| bmi        = Yes
−
|tsx=No
+
| bmi1        = Yes
−
|txt=No
+
| bmi2        = Yes
−
|ht=Yes
+
| f16c        = Yes
−
|vpro=No
+
| fma3        = Yes
−
|vtx=Yes
+
| mpx         = Yes
−
|vtd=Yes
+
| sgx         = Yes
−
|ept=Yes
+
| eist        = Yes
−
|mpx=Yes
+
| secure key  = Yes
−
|sgx=Yes
+
| os guard    = Yes
−
|securekey=Yes
+
| intel at    =  
−
|osguard=Yes
+
| intel ipt  =  
−
|3dnow=No
 
−
|e3dnow=No
 
−
|smartmp=No
 
−
|powernow=No
 
−
|amdvi=No
 
−
|amdv=No
 
−
|amdsme=No
 
−
|amdtsme=No
 
−
|amdsev=No
 
−
|rvi=No
 
−
|smt=No
 
−
|sensemi=No
 
−
|xfr=No
 
 
}}
 
}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/core_i7/i7-6498du"
Facts about "Core i7-6498DU - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Core i7-6498DU - Intel#package + and Core i7-6498DU - Intel#io +
base frequency2,500 MHz (2.5 GHz, 2,500,000 kHz) +
bus rate4,000 MT/s (4 GT/s, 4,000,000 kT/s) +
bus typeOPI +
clock multiplier25 +
core count2 +
core family6 +
core model78 +
core nameSkylake U +
core steppingD1 +
core voltage (max)1.52 V (15.2 dV, 152 cV, 1,520 mV) +
core voltage (min)0.55 V (5.5 dV, 55 cV, 550 mV) +
designerIntel +
device id0x1906 +
die area98.57 mm² (0.153 in², 0.986 cm², 98,570,000 µm²) +
die count2 +
die length10.3 mm (1.03 cm, 0.406 in, 10,300 µm) +
die width9.57 mm (0.957 cm, 0.377 in, 9,570 µm) +
familyCore i7 +
first announcedSeptember 1, 2015 +
first launchedSeptember 27, 2015 +
full page nameintel/core i7/i7-6498du +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supportfalse +
has extended page tables supporttrue +
has featureHyper-Threading Technology +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Flex Memory Access +, Smart Response Technology +, My WiFi Technology +, Identity Protection Technology +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Turbo Boost Technology 2.0 +, OS Guard +, Extended Page Tables +, Memory Protection Extensions + and Software Guard Extensions +
has intel enhanced speedstep technologytrue +
has intel flex memory access supporttrue +
has intel identity protection technology supporttrue +
has intel my wifi technology supporttrue +
has intel secure key technologytrue +
has intel smart response technology supporttrue +
has intel supervisor mode execution protectiontrue +
has intel turbo boost technology 2 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuHD Graphics 510 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units12 +
integrated gpu max frequency1,050 MHz (1.05 GHz, 1,050,000 KHz) +
integrated gpu max memory32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB) +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
last orderMarch 15, 2019 +
last shipmentSeptember 30, 2019 +
ldateSeptember 27, 2015 +
main imageFile:skylake u (front; standard).png +
manufacturerIntel +
market segmentMobile +
max cpu count1 +
max junction temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB, 0.0313 TiB) +
max memory bandwidth31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels2 +
max pcie lanes12 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureSkylake +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model numberi7-6498DU +
nameCore i7-6498DU +
packageFCBGA-1356 +
part numberFJ8066201930413 +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 393.00 (€ 353.70, £ 318.33, ¥ 40,608.69) +
s-specSR2NS +
seriesi7-6000 +
smp max ways1 +
supported memory typeDDR4-2133 +, LPDDR3-1866 + and DDR3L-1600 +
tdp15 W (15,000 mW, 0.0201 hp, 0.015 kW) +
tdp down7.5 W (7,500 mW, 0.0101 hp, 0.0075 kW) +
tdp down frequency800 MHz (0.8 GHz, 800,000 kHz) +
tdp up25 W (25,000 mW, 0.0335 hp, 0.025 kW) +
tdp up frequency2,600 MHz (2.6 GHz, 2,600,000 kHz) +
technologyCMOS +
thread count4 +
transistor count1,750,000,000 +
turbo frequency (1 core)3,100 MHz (3.1 GHz, 3,100,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensionstrue +
x86/has software guard extensionstrue +