From WikiChip
Difference between revisions of "intel/core i7/i7-4950hq"
< intel‎ | core i7

Line 34: Line 34:
 
| max memory        = 32 GB
 
| max memory        = 32 GB
 
}}
 
}}
 +
The '''Intel i7-4950HQ''' is a [[64-bit architecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2013. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU is equipped with the [[Intel Iris Pro 5200]] integrated graphic and features the [[Crystal Well]] core which includes a large [[L4$]] [[eDRAM]].
  
 +
== cache ==
 
{{cache
 
{{cache
 
| l1 cache          = 128 KB
 
| l1 cache          = 128 KB
Line 50: Line 52:
 
}}
 
}}
  
 +
== graphics ==
 
{{integrated graphic
 
{{integrated graphic
 
| gpu                = Intel Iris Pro 5200
 
| gpu                = Intel Iris Pro 5200
Line 57: Line 60:
 
}}
 
}}
  
 +
== memory controller ==
 
{{integrated memory controller
 
{{integrated memory controller
 
| type              = {{list-0|DDR3L-1333|DDR3L-1600}}
 
| type              = {{list-0|DDR3L-1333|DDR3L-1600}}
Line 64: Line 68:
 
| max bandwidth      = 25,600 MB/s
 
| max bandwidth      = 25,600 MB/s
 
| max memory        = 32,768 MB
 
| max memory        = 32,768 MB
 +
}}
 +
 +
== features ==
 +
{{mpu features
 +
| em64t    = Yes
 +
| nx        = Yes
 +
| txt      = Yes
 +
| tsx      = Yes
 +
| ht        = Yes
 +
| tbt2      = Yes
 +
| vt-x      = Yes
 +
| vt-d      = Yes
 +
| mmx      = Yes
 +
| sse      = Yes
 +
| sse2      = Yes
 +
| sse3      = Yes
 +
| ssse3    = Yes
 +
| sse4      = Yes
 +
| sse4.1    = Yes
 +
| sse4.2    = Yes
 +
| aes      = Yes
 +
| avx      = Yes
 +
| avx2      = Yes
 +
| bmi      = Yes
 +
| bmi1      = Yes
 +
| bmi2      = Yes
 +
| f16c      = Yes
 +
| fma3      = Yes
 
}}
 
}}

Revision as of 16:43, 27 December 2015

Template:mpu The Intel i7-4950HQ is a 64-bit microprocessor designed by Intel in 2013. The microprocessor is based on the Haswell microarchitecture. This MPU is equipped with the Intel Iris Pro 5200 integrated graphic and features the Crystal Well core which includes a large L4$ eDRAM.

cache

Cache Info [Edit Values]
L1$ 128 KB
"KB" is not declared as a valid unit of measurement for this property.
L2$ 1 MB
"MB" is not declared as a valid unit of measurement for this property.
4x256 KB 8-way set associative
L3$ 6 MB
"MB" is not declared as a valid unit of measurement for this property.
12-way set associative
L4$ 128 MB
"MB" is not declared as a valid unit of measurement for this property.
[[l4$ description::16-way set associative (see Crystal Well)]]

graphics

Integrated Graphic Information
GPU Intel Iris Pro 5200
Displays 3
Frequency 200 MHz
0.2 GHz
200,000 KHz
Max frequency 1300 MHz
1.3 GHz
1,300,000 KHz

memory controller

Integrated Memory Controller
Type
  • DDR3L-1333
  • DDR3L-1600
Controllers 1
Channels 2
ECC Support No
Max bandwidth 25,600 MB/s
Max memory 32,768 MB

features

Template:mpu features

has featureintegrated gpu +
integrated gpuIntel Iris Pro 5200 +
integrated gpu base frequency200 MHz (0.2 GHz, 200,000 KHz) +
integrated gpu max frequency1,300 MHz (1.3 GHz, 1,300,000 KHz) +
l2$ description4x256 KB 8-way set associative +
l3$ description12-way set associative +
l4$ description16-way set associative (see <a href="/wiki/intel/crystal_well" title="intel/crystal well">Crystal Well</a>) +