From WikiChip
Difference between revisions of "intel/core i5/i5-7y57"
< intel‎ | core i5

(Created page with "{{intel title|Core i5-7Y57}}")
 
Line 1: Line 1:
 
{{intel title|Core i5-7Y57}}
 
{{intel title|Core i5-7Y57}}
 +
{{mpu
 +
| name                = Core i5-7Y57
 +
| no image            = Yes
 +
| image              =
 +
| image size          =
 +
| caption            =
 +
| designer            = Intel
 +
| manufacturer        = Intel
 +
| model number        = i5-7Y57
 +
| part number        = HE8067702739527
 +
| part number 1      =
 +
| part number 2      =
 +
| s-spec              = SR33Y
 +
| market              = Mobile
 +
| first announced    = January 3, 2017
 +
| first launched      = January 3, 2017
 +
| last order          =
 +
| last shipment      =
 +
| release price      = $281.00
 +
 +
| family              = Core i5
 +
| series              = i5-7Y
 +
| locked              = Yes
 +
| frequency          = 1,200 MHz
 +
| turbo frequency    = Yes
 +
| turbo frequency1    = 3,300 MHz
 +
| turbo frequency2    =
 +
| turbo frequency3    =
 +
| turbo frequency4    =
 +
| bus type            = OPI
 +
| bus speed          =
 +
| bus rate            = 4 GT/s
 +
| bus links          =
 +
| clock multiplier    = 12
 +
| cpuid              =
 +
 +
| isa family          = x86
 +
| isa                = x86-64
 +
| microarch          = Kaby Lake
 +
| platform            = Kaby Lake
 +
| chipset            = Sunrise Point
 +
| chipset 2          = Union Point
 +
| core name          = Kaby Lake Y
 +
| core family        = 6
 +
| core model          = 142
 +
| core stepping      = H0
 +
| core stepping 2    =
 +
| process            = 14 nm
 +
| transistors        =
 +
| technology          = CMOS
 +
| die area            =
 +
| die width          =
 +
| die length          =
 +
| word size          = 64 bit
 +
| core count          = 2
 +
| thread count        = 4
 +
| max cpus            = 1
 +
| max memory          = 16 GiB
 +
 +
| electrical          = Yes
 +
| v core min          = 0.55 V
 +
| v core max          = 1.52 V
 +
| sdp                =
 +
| tdp                = 4.5 W
 +
| tdp typical        =
 +
| ctdp down          = 3.5 W
 +
| ctdp down frequency = 600 MHz
 +
| ctdp up            = 7 W
 +
| ctdp up frequency  = 1,600 MHz
 +
| tjunc min          = 0 °C
 +
| tjunc max          = 100 °C
 +
| tcase min          =
 +
| tcase max          =
 +
| tstorage min        = -25 °C
 +
| tstorage max        = 125 °C
 +
| tambient min        =
 +
| tambient max        =
 +
 +
| packaging          = Yes
 +
| package 0          = FCBGA-1515
 +
| package 0 type      = FCBGA
 +
| package 0 pins      = 1515
 +
| package 0 pitch    = 0.4 mm
 +
| package 0 width    = 20 mm
 +
| package 0 length    = 16.5 mm
 +
| package 0 height    =
 +
| socket 0            = BGA-1515
 +
| socket 0 type      = BGA
 +
}}

Revision as of 04:40, 6 January 2017

Template:mpu

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i5/i5-7y57&oldid=33003"