From WikiChip
Editing intel/core i5/i5-540m

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Core i5-540M}}
 
{{intel title|Core i5-540M}}
{{chip
+
{{mpu
 
| name                = Intel Core i5-540M
 
| name                = Intel Core i5-540M
 
| no image            = yes
 
| no image            = yes
Line 9: Line 9:
 
| manufacturer        = Intel
 
| manufacturer        = Intel
 
| model number        = i5-540M
 
| model number        = i5-540M
| part number        = BX80617I5540M
+
| part number        =  
| part number 2      = CP80617004116AD
 
| part number 3      = CN80617004116AD
 
 
| market              = Mobile
 
| market              = Mobile
 
| first announced    = January 7, 2010
 
| first announced    = January 7, 2010
Line 36: Line 34:
 
| s-spec 4            = SLBTV
 
| s-spec 4            = SLBTV
 
| s-spec qs          =  
 
| s-spec qs          =  
| cpuid              = 0x20655
+
| cpuid              =  
  
| isa family          = x86
 
| isa                = x86-64
 
 
| microarch          = Westmere
 
| microarch          = Westmere
 
| platform            = Calpella
 
| platform            = Calpella
Line 59: Line 55:
 
| max cpus            = 1
 
| max cpus            = 1
 
| max memory          = 8 GiB
 
| max memory          = 8 GiB
 
 
| v core              =
 
| v core tolerance    =
 
| v io                =
 
| v io tolerance      =
 
| sdp                =
 
| tdp                = 35 W
 
| tjunc min          = 0 °C
 
| tjunc max          = 105 °C
 
| tcase min          =
 
| tcase max          =
 
| tstorage min        = -25 °C
 
| tstorage max        = 125 °C
 
| tambient min        =
 
| tambient max        =
 
 
| package module 1    = {{packages/intel/rpga-988a}}
 
| package module 2    = {{packages/intel/bga-1288}}
 
 
}}
 
}}
 
'''Core i5-540M''' is a {{arch|64}} [[x86]] [[dual-core]] mobile microprocessor introduced by [[Intel]] in [[2010]]. This processor, which is based on the {{intel|Westmere|l=arch}} microarchitecture ({{intel|Arrandale|l=core}} core), is manufactured on a [[32 nm process]]. This MPU operates at a base frequency of 2.53 GHz with a {{intel|Turbo Boost}} frequency of 3.07 GHz and a TDP of 35 W. This processor incorporated the {{intel|HD Graphics (Ironlake)}} [[IGP]] on the same package operating at a base frequency of 500.00 MHz and a burst frequency of 766.00 MHz.
 
'''Core i5-540M''' is a {{arch|64}} [[x86]] [[dual-core]] mobile microprocessor introduced by [[Intel]] in [[2010]]. This processor, which is based on the {{intel|Westmere|l=arch}} microarchitecture ({{intel|Arrandale|l=core}} core), is manufactured on a [[32 nm process]]. This MPU operates at a base frequency of 2.53 GHz with a {{intel|Turbo Boost}} frequency of 3.07 GHz and a TDP of 35 W. This processor incorporated the {{intel|HD Graphics (Ironlake)}} [[IGP]] on the same package operating at a base frequency of 500.00 MHz and a burst frequency of 766.00 MHz.
 
== Cache ==
 
{{main|intel/microarchitectures/westmere#Memory_Hierarchy|l1=Westmere § Cache}}
 
{{cache size
 
|l1 cache=128 KiB
 
|l1i cache=64 KiB
 
|l1i break=2x32 KiB
 
|l1i desc=4-way set associative
 
|l1i policy=write-back
 
|l1d cache=64 KiB
 
|l1d break=2x32 KiB
 
|l1d desc=8-way set associative
 
|l1d policy=write-back
 
|l2 cache=512 KiB
 
|l2 break=2x256 KiB
 
|l2 desc=8-way set associative
 
|l2 policy=write-back
 
|l3 cache=3 MiB
 
|l3 break=2x1.5 MiB
 
|l3 desc=12-way set associative
 
|l3 policy=write-back
 
}}
 
 
== Memory controller ==
 
{{memory controller
 
|type=DDR3-1066
 
|ecc=No
 
|max mem=8 GiB
 
|controllers=1
 
|channels=2
 
|max bandwidth=15.88 GiB/s
 
|bandwidth schan=7.942 GiB/s
 
|bandwidth dchan=15.88 GiB/s
 
|pae=36 bit
 
}}
 
 
== Expansions ==
 
{{expansions
 
| pcie revision      = 2.0
 
| pcie lanes        = 16
 
| pcie config        = 1x16
 
}}
 
 
== Graphics ==
 
{{integrated graphics
 
| gpu                = HD Graphics (Ironlake)
 
| device id          = 0x0046
 
| designer            = Intel
 
| execution units    = 12
 
| max displays        = 2
 
| max memory          =
 
| frequency          = 500 MHz
 
| max frequency      = 766 MHz
 
 
| directx ver        = 10.1
 
| opengl ver          = 2.1
 
 
| features            = Yes
 
| intel quick sync    =
 
| intel intru 3d      =
 
| intel insider        =
 
| intel widi          =
 
| intel fdi            = Yes
 
| intel clear video    = Yes
 
| intel clear video hd = Yes
 
}}
 
 
== Features ==
 
{{x86 features
 
|real=Yes
 
|protected=Yes
 
|smm=Yes
 
|fpu=Yes
 
|x8616=Yes
 
|x8632=Yes
 
|x8664=Yes
 
|nx=Yes
 
|3dnow=No
 
|e3dnow=No
 
|mmx=Yes
 
|emmx=Yes
 
|sse=Yes
 
|sse2=Yes
 
|sse3=Yes
 
|ssse3=Yes
 
|sse41=Yes
 
|sse42=Yes
 
|sse4a=No
 
|avx=No
 
|avx2=No
 
 
|abm=No
 
|tbm=No
 
|bmi1=No
 
|bmi2=No
 
|fma3=No
 
|fma4=No
 
|aes=Yes
 
|rdrand=No
 
|sha=No
 
|xop=No
 
|adx=No
 
|clmul=No
 
|f16c=No
 
|tbt1=Yes
 
|tbt2=No
 
|tbmt3=No
 
|bpt=No
 
|eist=Yes
 
|flex=Yes
 
|fastmem=Yes
 
|isrt=No
 
|mwt=No
 
|sipp=No
 
|att=No
 
|ipt=No
 
|tsx=No
 
|txt=Yes
 
|ht=Yes
 
|vpro=Yes
 
|vtx=Yes
 
|vtd=Yes
 
|ept=Yes
 
|mpx=No
 
|sgx=No
 
|securekey=No
 
|osguard=No
 
|smartmp=No
 
|powernow=No
 
|amdv=No
 
|rvi=No
 
}}
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "Core i5-540M - Intel"
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Core i5-540M - Intel#package + and Core i5-540M - Intel#io +
base frequency2,533.33 MHz (2.533 GHz, 2,533,330 kHz) +
bus links1 +
bus rate2,500 MT/s (2.5 GT/s, 2,500,000 kT/s) +
bus typeDMI 1.0 +
chipsetIbex Peak +
clock multiplier19 +
core count2 +
core family6 +
core model37 +
core nameArrandale +
core steppingK0 + and C2 +
cpuid0x20655 +
designerIntel +
device id0x0046 +
die area81 mm² (0.126 in², 0.81 cm², 81,000,000 µm²) +
familyCore i5 +
first announcedJanuary 7, 2010 +
first launchedJanuary 7, 2010 +
full page nameintel/core i5/i5-540m +
has ecc memory supportfalse +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Flex Memory Access +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technologytrue +
has intel flex memory access supporttrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 1 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuHD Graphics (Ironlake) +
integrated gpu base frequency500 MHz (0.5 GHz, 500,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units12 +
integrated gpu max frequency766 MHz (0.766 GHz, 766,000 KHz) +
isax86-64 +
isa familyx86 +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description4-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description8-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description12-way set associative +
l3$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
ldateJanuary 7, 2010 +
manufacturerIntel +
market segmentMobile +
max cpu count1 +
max junction temperature378.15 K (105 °C, 221 °F, 680.67 °R) +
max memory8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
max memory bandwidth15.88 GiB/s (16,261.12 MiB/s, 17.051 GB/s, 17,051.02 MB/s, 0.0155 TiB/s, 0.0171 TB/s) +
max memory channels2 +
max pcie lanes16 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureWestmere +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model numberi5-540M +
nameIntel Core i5-540M +
packagerPGA-988A + and BGA-1288 +
part numberBX80617I5540M +, CN80617004116AD + and CP80617004116AD +
platformCalpella +
process32 nm (0.032 μm, 3.2e-5 mm) +
release price$ 257.00 (€ 231.30, £ 208.17, ¥ 26,555.81) +
s-specSLBPG +, SLBPF +, SLC2D + and SLBTV +
seriesi5-500 +
smp max ways1 +
supported memory typeDDR3-1066 +
tdp35 W (35,000 mW, 0.0469 hp, 0.035 kW) +
technologyCMOS +
thread count4 +
transistor count382,000,000 +
turbo frequency (1 core)3,066.66 MHz (3.067 GHz, 3,066,660 kHz) +
turbo frequency (2 cores)2,799.99 MHz (2.8 GHz, 2,799,990 kHz) +
word size64 bit (8 octets, 16 nibbles) +