From WikiChip
Editing intel/core i5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 19: | Line 19: | ||
| microarch 6 = Broadwell | | microarch 6 = Broadwell | ||
| microarch 7 = Skylake | | microarch 7 = Skylake | ||
− | | microarch 8 = Kaby | + | | microarch 8 = Kaby Lakee |
| microarch 9 = Coffee Lake | | microarch 9 = Coffee Lake | ||
| microarch 10 = Ice Lake | | microarch 10 = Ice Lake | ||
Line 290: | Line 290: | ||
{{comp table end}} | {{comp table end}} | ||
− | ==== | + | ==== Mobile ==== |
{{see also|intel/cores/skylake u|intel/cores/skylake u|l1=Skylake U|l2=Skylake Y}} | {{see also|intel/cores/skylake u|intel/cores/skylake u|l1=Skylake U|l2=Skylake Y}} | ||
Mobile {{intel|Skylake|l=arch}}-based Mid-range processors were introduced in late [[2015]]. Mobile Core i5 uses {{intel|FCLGA-1515}}/{{intel|FCLGA-1356}} sockets which incorporate the chipset as well as the microprocessor itself in the same package. | Mobile {{intel|Skylake|l=arch}}-based Mid-range processors were introduced in late [[2015]]. Mobile Core i5 uses {{intel|FCLGA-1515}}/{{intel|FCLGA-1356}} sockets which incorporate the chipset as well as the microprocessor itself in the same package. | ||
Line 303: | Line 303: | ||
{{comp table start}} | {{comp table start}} | ||
<table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19"> | <table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19"> | ||
− | <tr class="comptable-header"><th> </th><th colspan="12">List of Skylake-based Core i5 | + | <tr class="comptable-header"><th> </th><th colspan="12">List of Skylake-based Core i5 Mobile Processors</th></tr> |
<tr class="comptable-header"><th> </th><th colspan="8">Main processor</th><th colspan="3">IGP</th></tr> | <tr class="comptable-header"><th> </th><th colspan="8">Main processor</th><th colspan="3">IGP</th></tr> | ||
{{comp table header 1|cols=Price, Process, Launched, C, T, Freq, TDP, Max Mem, Name, Freq, Turbo Freq}} | {{comp table header 1|cols=Price, Process, Launched, C, T, Freq, TDP, Max Mem, Name, Freq, Turbo Freq}} | ||
Line 479: | Line 479: | ||
=== Desktop (Coffee Lake)=== | === Desktop (Coffee Lake)=== | ||
{{see also|intel/cores/coffee lake s|l1=Coffee Lake S}} | {{see also|intel/cores/coffee lake s|l1=Coffee Lake S}} | ||
− | {{intel|Coffee Lake|l=arch}}-based Core i5s were introduced in late 2017 with a number of high-end SKUs. A larger number of SKUs were introduced in April 2018. Although they still use standard {{intel|LGA-1151|Socket LGA-1151}}, those parts are no longer backwards compatible with earlier 100/200-series [[chipsets]] and must be paired with an appropriate {{intel|300-series chipset}}. A significant configuration change has taken place with the introduction of Coffee Lake including bumping the core count for the Core i5s from [[4 cores]] to [[6 cores|6]] and | + | {{intel|Coffee Lake|l=arch}}-based Core i5s were introduced in late 2017 with a number of high-end SKUs. A larger number of SKUs were introduced in April 2018. Although they still use standard {{intel|LGA-1151|Socket LGA-1151}}, those parts are no longer backwards compatible with earlier 100/200-series [[chipsets]] and must be paired with an appropriate {{intel|300-series chipset}}. A significant configuration change has taken place with the introduction of Coffee Lake including bumping the core count for the Core i5s from [[4 cores]] to [[6 cores|6]] and appropriatly increasing the [[L3 cache]] which has signficantly increased the performance of those parts over the prior generation. Note that with the doubling of the core, Intel has dropped {{intel|hyper-threading}} support from those models. All models have the following features in common: |
* [[Hexa-core]] without {{intel|Hyper-threading}}, 9 MiB [[L3$]] | * [[Hexa-core]] without {{intel|Hyper-threading}}, 9 MiB [[L3$]] |
Facts about "Core i5 - Intel"
designer | Intel + |
first announced | June 17, 2009 + |
first launched | September 2009 + |
full page name | intel/core i5 + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + and x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Nehalem +, Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell +, Skylake +, Kaby Lake +, Coffee Lake + and Ice Lake + |
name | Intel Core i5 + |
package | FCBGA-1440 +, FCBGA-1364 +, FCBGA-1288 +, FCBGA-1168 +, FCLGA-1155 +, FCLGA-1151 +, FCLGA-1150 +, FCBGA-1023 +, FCPGA-988 + and FCPGA-946 + |
process | 45 nm (0.045 μm, 4.5e-5 mm) +, 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | LGA-1151 +, LGA-1150 +, LGA-1155 +, LGA-1156 +, Socket G1 +, Socket G2 + and Socket G3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |