From WikiChip
Editing intel/core i3/i3-7100u

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Core i3-7100U}}
 
{{intel title|Core i3-7100U}}
{{chip
+
{{mpu
|name=Intel Core i3-7100U
+
| name               = Intel Core i3-7100U
|no image=Yes
+
| no image           = Yes
|designer=Intel
+
| image              =
|manufacturer=Intel
+
| image size          =
|model number=i3-7100U
+
| caption            =
|part number=FJ8067702739738
+
| designer           = Intel
|s-spec=SR2ZW
+
| manufacturer       = Intel
|s-spec 2=SR343
+
| model number       = i3-7100U
|market=Mobile
+
| part number         = FJ8067702739738
|market 2=Embedded
+
| part number 1      =
|first announced=August 30, 2016
+
| part number 2      =
|first launched=August 30, 2016
+
| part number 3      =
|release price=$281.00
+
| part number 4      =
|family=Core i3
+
| s-spec             = SR2ZW
|series=i3-7100
+
| s-spec 2           = SR343
|locked=Yes
+
| market             = Mobile
|frequency=2,400 MHz
+
| market 2           = Embedded
|bus type=OPI
+
| first announced     = August 30, 2016
|bus rate=4 GT/s
+
| first launched     = August 30, 2016
|clock multiplier=24
+
| last order          =
|isa=x86-64
+
| last shipment      =
|isa family=x86
+
| release price       = $281.00
|microarch=Kaby Lake
+
 
|platform=Kaby Lake
+
| family             = Core i3
|core name=Kaby Lake U
+
| series             = i3-7100
|core family=6
+
| locked             = Yes
|core model=142
+
| frequency           = 2,400 MHz
|core stepping=H0
+
| bus type           = QPI
|process=14 nm
+
| bus speed          =  
|technology=CMOS
+
| bus rate           = 4 GT/s
|word size=64 bit
+
| clock multiplier   = 24
|core count=2
+
| cpuid              =  
|thread count=4
 
|max cpus=1
 
|max memory=32 GiB
 
|v core min=0.55 V
 
|v core max=1.52 V
 
|tdp=15 W
 
|ctdp down=7.5 W
 
|ctdp down frequency=800 MHz
 
|tjunc min=0 °C
 
|tjunc max=100 °C
 
|tstorage min=-25 °C
 
|tstorage max=125 °C
 
|package module 1={{packages/intel/fcbga-1356}}
 
}}
 
'''Core i3-7100U''' is a {{arch|64}} [[dual-core]] low-end performance [[x86]] mobile microprocessor introduced by [[Intel]] in mid-2016. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14 nm+ process]]. This processor, which has a base frequency of 2.4 GHz with a TDP of 15 Watts, supports up to 32 GiB of dual-channel DDR4-2133. The i3-7100U incorporates Intel's {{intel|HD Graphics 620}} [[IGP]] operating at 300 MHz with burst frequency of 1 GHz.
 
  
This specific model has a configurable TDP-down of 7.5 W with a frequency of 800 MHz.
+
| isa family          = x86
 +
| isa                = x86-64
 +
| microarch          = Kaby Lake
 +
| platform            = Kaby Lake
 +
| chipset            = Sunrise Point
 +
| chipset 2          = Union Point
 +
| core name          = Kaby Lake S
 +
| core family        = Core i3
 +
| core model         = 142
 +
| core stepping      = H0
 +
| core stepping 2    =
 +
| process            = 14 nm
 +
| transistors        =
 +
| technology          = CMOS
 +
| die area            =
 +
| die width          =
 +
| die length          =
 +
| word size          = 64 bit
 +
| core count          = 2
 +
| thread count        = 4
 +
| max cpus            = 1
 +
| max memory          = 32 GiB
  
== Cache ==
+
| electrical          = Yes
{{main|intel/microarchitectures/kaby_lake#Memory_Hierarchy|l1=Kaby Lake § Cache}}
+
| v core min          = 0.55 V
{{cache size
+
| v core max          = 1.52 V
|l1 cache=128 KiB
+
| sdp                =  
|l1i cache=64 KiB
+
| tdp                = 15 W
|l1i break=2x32 KiB
+
| tdp typical        =  
|l1i desc=8-way set associative
+
| ctdp down          = 7.5 W
|l1d cache=64 KiB
+
| ctdp down frequency = 800 MHz
|l1d break=2x32 KiB
+
| tjunc min          = 0 °C
|l1d desc=8-way set associative
+
| tjunc max          = 100 °C
|l1d policy=write-back
+
| tcase min          =  
|l2 cache=512 KiB
+
| tcase max          =  
|l2 break=2x256 KiB
+
| tstorage min        = -25 °C
|l2 desc=4-way set associative
+
| tstorage max        = 125 °C
|l2 policy=write-back
+
| tambient min        =  
|l3 cache=3 MiB
+
| tambient max        =  
|l3 break=2x1.5 MiB
 
|l3 desc=16-way set associative
 
|l3 policy=write-back
 
}}
 
  
== Memory controller ==
+
| packaging          = Yes
{{memory controller
+
| package            = FCBGA-1356
|type=LPDDR3-1866
+
| package type       = FCBGA
|type 2=DDR3L-1600
+
| package pitch      = 0.65 mm
|type 3=DDR4-2133
+
| package size      = 42 mm x 24 mm
|ecc=No
+
| socket            = BGA-1356
|max mem=32 GiB
+
| socket type        = BGA
|controllers=1
 
|channels=2
 
|max bandwidth=31.79 GiB/s
 
|bandwidth schan=15.89 GiB/s
 
|bandwidth dchan=31.79 GiB/s
 
 
}}
 
}}
 +
'''Core i3-7100U''' is a {{arch|64}} [[dual-core]] [[x86]] mobile microprocessor introduced by [[Intel]] in mid-2016. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14 nm+ process]]. This processor, which has a base frequency of 2.4 GHz with a TDP of 15 Watts, supports up to 32 GiB of dual-channel DDR4-2133. The i3-7100U incorporates Intel's {{intel|HD Graphics 620}} [[IGP]] operating at 300 MHz with burst frequency of 1 GHz.
  
== Expansions ==
+
== Cache ==
{{expansions
+
{{main|intel/microarchitectures/kaby lake#Memory_Hierarchy|l1=Kaby Lake § Cache}}
| pcie revision      = 3.0
+
{{cache info
| pcie lanes        = 12
+
|l3 cache=3 MiB
| pcie config        = 1x4
+
|l3 desc=shared
| pcie config 2      = 2x2
 
| pcie config 3     = 1x2+2x1
 
| pcie config 4      = 4x1
 
 
}}
 
}}
  
 
== Graphics ==
 
== Graphics ==
{{integrated graphics
+
{{integrated graphic
| gpu                 = HD Graphics 620
+
| gpu               = Intel HD Graphics 620
| device id           = 0x5916
+
| device id         = 0x5916
| designer            = Intel
+
| execution units   = 24
| execution units     = 24
+
| displays           = 3
| max displays       = 3
+
| frequency         = 300 MHz
| max memory         = 32 GiB
+
| max frequency     = 1 GHz
| frequency           = 300 MHz
+
| max memory        = 32 GB
| max frequency      = 1,000 MHz
 
  
 
| output crt          =  
 
| output crt          =  
Line 121: Line 115:
 
| hdmi ver          = 1.4a
 
| hdmi ver          = 1.4a
 
| dp ver            = 1.2
 
| dp ver            = 1.2
| edp ver            = 1.4
+
| edp ver            = 1.3
 
| max res hdmi      = 4096x2304
 
| max res hdmi      = 4096x2304
 
| max res hdmi freq  = 24 Hz
 
| max res hdmi freq  = 24 Hz
Line 131: Line 125:
 
| max res vga freq  =  
 
| max res vga freq  =  
  
| features            = Yes
+
| intel quick sync   = Yes
| intel quick sync     = Yes
+
| intel intru 3d     = Yes
| intel intru 3d       = Yes
+
| intel insider     = Yes
| intel insider       =  
+
| intel widi         = Yes
| intel widi           =  
+
| intel fdi         =  
| intel fdi           =  
+
| intel clear video = Yes
| intel clear video   = Yes
+
}}
| intel clear video hd = Yes
+
 
 +
== Memory controller ==
 +
{{integrated memory controller
 +
| type              = DDR4-2133
 +
| type 1            = DDR4-1866
 +
| type 2            = LPDDR3-1866
 +
| type 3            = LPDDR3-1600
 +
| controllers        = 1
 +
| channels          = 2
 +
| ecc support        = No
 +
| max bandwidth      = 34,100 MB/s
 +
| max memory        = 32,768 MB
 
}}
 
}}
{{kaby lake hardware accelerated video table|col=1}}
 
  
== Features ==
+
== Expansions ==
{{x86 features
+
{{mpu expansions
|real=Yes
+
| pcie revision      = 3.0
|protected=Yes
+
| pcie lanes        = 12
|smm=Yes
+
| pcie config        = 1x4
|fpu=Yes
+
| pcie config 1      = 2x2
|x8616=Yes
+
| pcie config 2      = 1x2+2x1
|x8632=Yes
+
| pcie config 3      = 4x1
|x8664=Yes
+
| usb revision      =  
|nx=Yes
+
| usb revision 2    =  
|mmx=Yes
+
| usb ports          =  
|emmx=Yes
+
| sata ports        =  
|sse=Yes
+
| integrated lan    =  
|sse2=Yes
+
| uart              =  
|sse3=Yes
+
| gp io              =  
|ssse3=Yes
+
}}
|sse41=Yes
 
|sse42=Yes
 
|sse4a=No
 
|avx=Yes
 
|avx2=Yes
 
  
|abm=Yes
+
== Features ==  
|tbm=No
+
{{mpu features
|bmi1=Yes
+
| em64t      = Yes
|bmi2=Yes
+
| nx          = Yes
|fma3=Yes
+
| txt        =  
|fma4=No
+
| tsx        =  
|aes=Yes
+
| vpro        =  
|rdrand=Yes
+
| ht          = Yes
|sha=No
+
| tbt1       =
|xop=No
+
| tbt2       =  
|adx=Yes
+
| bpt         =  
|clmul=Yes
+
| vt-x        = Yes
|f16c=Yes
+
| vt-d        = Yes
|tbt1=No
+
| ept        = Yes
|tbt2=No
+
| mmx        = Yes
|tbmt3=No
+
| sse        = Yes
|bpt=No
+
| sse2        = Yes
|eist=Yes
+
| sse3        = Yes
|sst=Yes
+
| ssse3      = Yes
|flex=Yes
+
| sse4        = Yes
|fastmem=No
+
| sse4.1      = Yes
|isrt=Yes
+
| sse4.2      = Yes
|sba=No
+
| aes        = Yes
|mwt=Yes
+
| pclmul      = Yes
|sipp=No
+
| avx        = Yes
|att=No
+
| avx2        = Yes
|ipt=Yes
+
| bmi        = Yes
|tsx=No
+
| bmi1        = Yes
|txt=No
+
| bmi2        = Yes
|ht=Yes
+
| f16c        = Yes
|vpro=No
+
| fma3        = Yes
|vtx=Yes
+
| mpx        = Yes
|vtd=Yes
+
| sgx        = Yes
|ept=Yes
+
| eist        = Yes
|mpx=Yes
+
| secure key  = Yes
|sgx=Yes
+
| os guard    = Yes
|securekey=Yes
+
| intel at    =  
|osguard=Yes
 
|3dnow=No
 
|e3dnow=No
 
|smartmp=No
 
|powernow=No
 
|amdvi=No
 
|amdv=No
 
|rvi=No
 
|smt=No
 
|sensemi=No
 
|xfr=No
 
 
}}
 
}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "Core i3-7100U - Intel"
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Core i3-7100U - Intel#package + and Core i3-7100U - Intel#io +
base frequency2,400 MHz (2.4 GHz, 2,400,000 kHz) +
bus rate4,000 MT/s (4 GT/s, 4,000,000 kT/s) +
bus typeOPI +
clock multiplier24 +
core count2 +
core family6 +
core model142 +
core nameKaby Lake U +
core steppingH0 +
core voltage (max)1.52 V (15.2 dV, 152 cV, 1,520 mV) +
core voltage (min)0.55 V (5.5 dV, 55 cV, 550 mV) +
designerIntel +
device id0x5916 +
familyCore i3 +
first announcedAugust 30, 2016 +
first launchedAugust 30, 2016 +
full page nameintel/core i3/i3-7100u +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supportfalse +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Speed Shift Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Flex Memory Access +, Smart Response Technology +, My WiFi Technology +, Advanced Vector Extensions +, Enhanced SpeedStep Technology +, OS Guard +, Identity Protection Technology +, Extended Page Tables +, Memory Protection Extensions + and Software Guard Extensions +
has intel enhanced speedstep technologytrue +
has intel flex memory access supporttrue +
has intel identity protection technology supporttrue +
has intel my wifi technology supporttrue +
has intel secure key technologytrue +
has intel smart response technology supporttrue +
has intel speed shift technologytrue +
has intel supervisor mode execution protectiontrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuHD Graphics 620 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units24 +
integrated gpu max frequency1,000 MHz (1 GHz, 1,000,000 KHz) +
integrated gpu max memory32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB) +
isax86-64 +
isa familyx86 +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description16-way set associative +
l3$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
ldateAugust 30, 2016 +
manufacturerIntel +
market segmentMobile + and Embedded +
max cpu count1 +
max junction temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB, 0.0313 TiB) +
max memory bandwidth31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels2 +
max pcie lanes12 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureKaby Lake +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model numberi3-7100U +
nameIntel Core i3-7100U +
packageFCBGA-1356 +
part numberFJ8067702739738 +
platformKaby Lake +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 281.00 (€ 252.90, £ 227.61, ¥ 29,035.73) +
s-specSR2ZW + and SR343 +
seriesi3-7100 +
smp max ways1 +
supported memory typeLPDDR3-1866 +, DDR3L-1600 + and DDR4-2133 +
tdp15 W (15,000 mW, 0.0201 hp, 0.015 kW) +
tdp down7.5 W (7,500 mW, 0.0101 hp, 0.0075 kW) +
tdp down frequency800 MHz (0.8 GHz, 800,000 kHz) +
technologyCMOS +
thread count4 +
word size64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensionstrue +
x86/has software guard extensionstrue +