From WikiChip
Editing intel/core i3
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 128: | Line 128: | ||
{{main|intel/microarchitectures/sandy bridge|l1=Sandy Bridge Microarchitecture}} | {{main|intel/microarchitectures/sandy bridge|l1=Sandy Bridge Microarchitecture}} | ||
=== Mobile === | === Mobile === | ||
− | 2nd Generation mobile Core i3 processors were based on {{intel|Sandy Bridge|l=arch}}, an entirely new microarchitecture that provided higher performance at higher power efficiency along with {{intel|sandy bridge (client) #Key_changes_from_Westmere|many other improvements and changes|l=arch}}. Those new models also integrate a higher performance GPU onto the same [[die]] as the [[microprocessor]] as well as introduced a new [[SIMD]] {{x86|AVX}} instruction set {{x86|extension}} | + | 2nd Generation mobile Core i3 processors were based on {{intel|Sandy Bridge|l=arch}}, an entirely new microarchitecture that provided higher performance at higher power efficiency along with {{intel|sandy bridge (client) #Key_changes_from_Westmere|many other improvements and changes|l=arch}}. Those new models also integrate a higher performance GPU onto the same [[die]] as the [[microprocessor]] as well as introduced a new [[SIMD]] {{x86|AVX}} instruction set {{x86|extension}}. All Core i3 has the following features in common: |
* '''Chipset Interconnect:''' DMI 2.0 (5 GT/s) | * '''Chipset Interconnect:''' DMI 2.0 (5 GT/s) |
Facts about "Core i3 - Intel"
designer | Intel + |
first announced | June 17, 2009 + |
first launched | January 4, 2010 + |
full page name | intel/core i3 + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + and x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell +, Skylake +, Kaby Lake +, Coffee Lake + and Ice Lake + |
name | Intel Core i3 + |
package | FCLGA-1168 +, FCLGA-1150 +, FCLGA-1155 +, FCLGA-1156 +, FCBGA-1288 +, FCBGA-1023 + and FCPGA-988 + |
process | 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | LGA-1151 +, LGA-1150 +, LGA-1155 +, LGA-1156 +, Socket G1 +, Socket G2 + and Socket G3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |