From WikiChip
Editing intel/celeron/j3160
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Celeron J3160}} | {{intel title|Celeron J3160}} | ||
− | {{ | + | {{mpu |
− | |name=Intel Celeron J3160 | + | | name = Intel Celeron J3160 |
− | |no image=Yes | + | | no image = Yes |
− | + | | manufacturer = Intel | |
− | |manufacturer=Intel | + | | model number = J3160 |
− | |model number=J3160 | + | | part number = FH8066501715935 |
− | |part number=FH8066501715935 | + | | part number 1 = |
− | | | + | | part number 2 = |
− | | | + | | part number 3 = |
− | |market=Desktop | + | | market = Desktop |
− | |first announced=January 15, 2016 | + | | first announced = January 15, 2016 |
− | |first launched=January 15, 2016 | + | | first launched = January 15, 2016 |
− | | | + | | last order = |
− | |family=Celeron | + | | last shipment = |
− | |series=J3000 | + | |
− | |locked=Yes | + | | family = Celeron |
− | |frequency=1600 MHz | + | | series = J3000 |
− | |turbo frequency1=2240 MHz | + | | locked = Yes |
− | | | + | | frequency = 1600 MHz |
− | |bus | + | | turbo frequency = Yes |
− | |cpuid=406C4 | + | | turbo frequency1 = 2240 MHz |
− | |microarch=Airmont | + | | bus type = IDI |
− | |core name=Braswell | + | | bus speed = |
− | |core stepping=D1 | + | | clock multiplier = |
− | |process=14 nm | + | | s-spec = SR2KS |
− | |technology=CMOS | + | | s-spec 2 = |
− | |word size=64 bit | + | | s-spec es = |
− | |core count=4 | + | | s-spec qs = QK0N |
− | |thread count=4 | + | | cpuid = 406C4 |
− | |max cpus=1 | + | |
− | |max memory=8 | + | | microarch = Airmont |
− | |tdp=6 W | + | | platform = |
− | |temp | + | | core name = Braswell |
− | |temp | + | | core stepping = D1 |
− | |packaging=Yes | + | | process = 14 nm |
− | |package=FCBGA1170 | + | | transistors = |
− | |package type=FCBGA | + | | technology = CMOS |
− | |package size=25mm x 27mm x 1mm | + | | die size = |
− | |socket=BGA1170 | + | | word size = 64 bit |
− | |socket type=BGA | + | | core count = 4 |
+ | | thread count = 4 | ||
+ | | max cpus = 1 | ||
+ | | max memory = 8 GB | ||
+ | |||
+ | | electrical = Yes | ||
+ | | sdp = | ||
+ | | tdp = 6 W | ||
+ | | temp max = 90 °C | ||
+ | | temp min = 0 °C | ||
+ | |||
+ | | packaging = Yes | ||
+ | | package = FCBGA1170 | ||
+ | | package type = FCBGA | ||
+ | | package size = 25mm x 27mm x 1mm | ||
+ | | socket = BGA1170 | ||
+ | | socket type = BGA | ||
}} | }} | ||
The '''{{intel|Celeron}} J3160''' is a {{arch|64}} quad-core [[system on a chip]] designed by Intel and introduced in early 2016. The J3160 is manufactured in [[14 nm process]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.24 GHz. This SoC incorporates the {{intel|HD Graphics 400}} GPU which has 12 execution units and operates at 320 MHz with up to 700 MHz bursts. | The '''{{intel|Celeron}} J3160''' is a {{arch|64}} quad-core [[system on a chip]] designed by Intel and introduced in early 2016. The J3160 is manufactured in [[14 nm process]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.24 GHz. This SoC incorporates the {{intel|HD Graphics 400}} GPU which has 12 execution units and operates at 320 MHz with up to 700 MHz bursts. | ||
Line 46: | Line 62: | ||
{{main|intel/microarchitectures/airmont#Memory_Hierarchy|l1=Airmont's Cache}} | {{main|intel/microarchitectures/airmont#Memory_Hierarchy|l1=Airmont's Cache}} | ||
{{cache info | {{cache info | ||
− | |l1i cache=128 | + | |l1i cache=128 KB |
− | |l1i break=4x32 | + | |l1i break=4x32 KB |
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
|l1i extra=(per core) | |l1i extra=(per core) | ||
− | |l1d cache=96 | + | |l1d cache=96 KB |
− | |l1d break=4x24 | + | |l1d break=4x24 KB |
|l1d desc=6-way set associative | |l1d desc=6-way set associative | ||
|l1d extra=(per core) | |l1d extra=(per core) | ||
− | |l2 cache=2 | + | |l2 cache=2 MB |
− | |l2 break=2x1 | + | |l2 break=2x1 MB |
|l2 desc=16-way set associative | |l2 desc=16-way set associative | ||
|l2 extra=(per 2 cores) | |l2 extra=(per 2 cores) | ||
Line 80: | Line 96: | ||
| frequency = 320 MHz | | frequency = 320 MHz | ||
| max frequency = 700 MHz | | max frequency = 700 MHz | ||
− | | max memory = 8 | + | | max memory = 8 GB |
| output edp = Yes | | output edp = Yes | ||
| output dp = Yes | | output dp = Yes | ||
Line 119: | Line 135: | ||
== Expansions == | == Expansions == | ||
− | {{expansions | + | {{mpu expansions |
| pcie revision = 2.0 | | pcie revision = 2.0 | ||
| pcie lanes = 4 | | pcie lanes = 4 | ||
Line 133: | Line 149: | ||
== Features == | == Features == | ||
− | {{ | + | {{mpu features |
| em64t = Yes | | em64t = Yes | ||
| nx = Yes | | nx = Yes |
Facts about "Celeron J3160 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Celeron J3160 - Intel#io + |
base frequency | 1,600 MHz (1.6 GHz, 1,600,000 kHz) + |
bus type | IDI + |
core count | 4 + |
core name | Braswell + |
core stepping | D1 + |
cpuid | 406C4 + |
designer | Intel + |
family | Celeron + |
first announced | January 15, 2016 + |
first launched | January 15, 2016 + |
full page name | intel/celeron/j3160 + |
has feature | integrated gpu +, Advanced Encryption Standard Instruction Set Extension + and Enhanced SpeedStep Technology + |
has intel enhanced speedstep technology | true + |
has locked clock multiplier | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics 400 + |
integrated gpu base frequency | 320 MHz (0.32 GHz, 320,000 KHz) + |
integrated gpu max frequency | 700 MHz (0.7 GHz, 700,000 KHz) + |
integrated gpu max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
l3$ description | No L3$ + |
l3$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
ldate | January 15, 2016 + |
manufacturer | Intel + |
market segment | Desktop + |
max cpu count | 1 + |
max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) + |
max operating temperature | 90 °C + |
max pcie lanes | 4 + |
microarchitecture | Airmont + |
min operating temperature | 0 °C + |
model number | J3160 + |
name | Intel Celeron J3160 + |
part number | FH8066501715935 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 107.00 (€ 96.30, £ 86.67, ¥ 11,056.31) + |
s-spec | SR2KS + |
s-spec (qs) | QK0N + |
series | J3000 + |
smp max ways | 1 + |
tdp | 6 W (6,000 mW, 0.00805 hp, 0.006 kW) + |
technology | CMOS + |
thread count | 4 + |
turbo frequency (1 core) | 2,240 MHz (2.24 GHz, 2,240,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |