From WikiChip
Editing intel/celeron/g4950

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Celeron G4950}}
 
{{intel title|Celeron G4950}}
−
{{chip
+
{{mpu
 +
|future=Yes
 
|name=Celeron G4950
 
|name=Celeron G4950
 
|image=coffee lake s (front).png
 
|image=coffee lake s (front).png
Line 6: Line 7:
 
|manufacturer=Intel
 
|manufacturer=Intel
 
|model number=G4950
 
|model number=G4950
−
|part number=CM8068403378012
 
−
|s-spec=SR3YM
 
 
|market=Desktop
 
|market=Desktop
−
|first announced=April 23, 2019
 
−
|first launched=April 23, 2019
 
−
|release price (tray)=$52.00
 
 
|family=Celeron
 
|family=Celeron
 
|series=4000
 
|series=4000
 
|locked=Yes
 
|locked=Yes
−
|frequency=3,300 MHz
 
 
|bus type=DMI 3.0
 
|bus type=DMI 3.0
 
|bus links=4
 
|bus links=4
Line 22: Line 17:
 
|isa family=x86
 
|isa family=x86
 
|microarch=Coffee Lake
 
|microarch=Coffee Lake
−
|platform=Coffee Lake
 
−
|chipset=300 series
 
 
|core name=Coffee Lake S
 
|core name=Coffee Lake S
−
|core family=6
 
−
|core model=158
 
−
|core stepping=B0
 
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
Line 36: Line 26:
 
|max cpus=1
 
|max cpus=1
 
|max memory=64 GiB
 
|max memory=64 GiB
−
|tdp=54 W
 
−
|tjunc min=0 °C
 
−
|tjunc max=100 °C
 
 
|package module 1={{packages/intel/lga-1151}}
 
|package module 1={{packages/intel/lga-1151}}
 
}}
 
}}
−
'''Celeron G4950''' is a {{arch|64}} [[dual-core]] budget [[x86]] desktop microprocessor introduced by [[Intel]] in early [[2019]]. The G4950, which is based on the {{intel|Coffee Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14nm++ process]]. This processor operates at 3.3 GHz with a TDP of 35 W and supports up to 64 GiB of dual-channel DDR4-2400 ECC memory. Additionally the G4950 incorporates Intel's {{intel|UHD Graphics 610}} [[IGP]] operating at 350 MHz with a burst frequency of 1.05 GHz.
+
'''Celeron G4950''' is a {{arch|64}} [[dual-core]] budget [[x86]] desktop microprocessor set to be introduced by [[Intel]] in early 2018. The G4950, which is based on the {{intel|Coffee Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14nm++ process]]. This processor operates at ? GHz with a TDP of ? W and supports up to 64 GiB of dual-channel DDR4-2400 ECC memory. Additionally the G4950 incorporates Intel's {{intel|UHD Graphics 610}} [[IGP]] operating at ? MHz with a burst frequency of ? GHz.
 +
 
 +
 
 +
{{unknown features}}
  
  
Line 67: Line 57:
 
== Memory controller ==
 
== Memory controller ==
 
{{memory controller
 
{{memory controller
−
|type=DDR4-2400
+
|type=DDR3L-1600
−
|ecc=Yes
+
|type 2=DDR4-2400
 +
|ecc=No
 
|max mem=64 GiB
 
|max mem=64 GiB
 
|controllers=1
 
|controllers=1
Line 89: Line 80:
 
}}
 
}}
 
}}
 
}}
−
 
 
== Graphics ==
 
== Graphics ==
 +
{{see also|intel/uhd_graphics_610|l1=UHD Graphics 610}}
 
{{integrated graphics
 
{{integrated graphics
 
| gpu                = UHD Graphics 610
 
| gpu                = UHD Graphics 610
−
| device id          = 0x3E93
+
| device id          = ?
 
| designer            = Intel
 
| designer            = Intel
 
| execution units    = 12
 
| execution units    = 12
 
| max displays        = 3
 
| max displays        = 3
 
| max memory          = 64 GiB
 
| max memory          = 64 GiB
−
| frequency          = 350 MHz
+
| frequency          = ? MHz
−
| max frequency      = 1,050 MHz
+
| max frequency      = ? MHz
  
 
| output crt          =  
 
| output crt          =  
Line 111: Line 102:
  
 
| directx ver        = 12
 
| directx ver        = 12
−
| opengl ver        = 4.5
+
| opengl ver        = 4.4
 
| opencl ver        = 2.0
 
| opencl ver        = 2.0
 
| hdmi ver          = 1.4a
 
| hdmi ver          = 1.4a
Line 157: Line 148:
 
|avx=No
 
|avx=No
 
|avx2=No
 
|avx2=No
−
|avx512f=No
+
 
−
|avx512cd=No
 
−
|avx512er=No
 
−
|avx512pf=No
 
−
|avx512bw=No
 
−
|avx512dq=No
 
−
|avx512vl=No
 
−
|avx512ifma=No
 
−
|avx512vbmi=No
 
−
|avx5124fmaps=No
 
−
|avx512vnni=No
 
−
|avx5124vnniw=No
 
−
|avx512vpopcntdq=No
 
 
|abm=Yes
 
|abm=Yes
 
|tbm=No
 
|tbm=No
Line 183: Line 162:
 
|clmul=Yes
 
|clmul=Yes
 
|f16c=Yes
 
|f16c=Yes
−
|bfloat16=No
 
 
|tbt1=No
 
|tbt1=No
 
|tbt2=No
 
|tbt2=No
Line 192: Line 170:
 
|flex=No
 
|flex=No
 
|fastmem=No
 
|fastmem=No
−
|ivmd=No
 
−
|intelnodecontroller=No
 
−
|intelnode=No
 
−
|kpt=No
 
−
|ptt=No
 
−
|intelrunsure=No
 
−
|mbe=No
 
 
|isrt=No
 
|isrt=No
 
|sba=No
 
|sba=No
Line 205: Line 176:
 
|att=No
 
|att=No
 
|ipt=Yes
 
|ipt=Yes
−
|tsx=No
+
|tsx=Yes
 
|txt=No
 
|txt=No
 
|ht=No
 
|ht=No
Line 216: Line 187:
 
|securekey=Yes
 
|securekey=Yes
 
|osguard=Yes
 
|osguard=Yes
−
|intqat=No
 
−
|dlboost=No
 
 
|3dnow=No
 
|3dnow=No
 
|e3dnow=No
 
|e3dnow=No
Line 224: Line 193:
 
|amdvi=No
 
|amdvi=No
 
|amdv=No
 
|amdv=No
−
|amdsme=No
 
−
|amdtsme=No
 
−
|amdsev=No
 
 
|rvi=No
 
|rvi=No
 
|smt=No
 
|smt=No
 
|sensemi=No
 
|sensemi=No
 
|xfr=No
 
|xfr=No
−
|xfr2=No
 
−
|mxfr=No
 
−
|amdpb=No
 
−
|amdpb2=No
 
−
|amdpbod=No
 
 
}}
 
}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/celeron/g4950"
Facts about "Celeron G4950 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Celeron G4950 - Intel#package + and Celeron G4950 - Intel#pcie +
base frequency3,300 MHz (3.3 GHz, 3,300,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipset300 series +
core count2 +
core family6 +
core model158 +
core nameCoffee Lake S +
core steppingB0 +
designerIntel +
device id0x3E93 +
die area126 mm² (0.195 in², 1.26 cm², 126,000,000 µm²) +
familyCeleron +
first announcedApril 23, 2019 +
first launchedApril 23, 2019 +
full page nameintel/celeron/g4950 +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Extended Page Tables +, Software Guard Extensions +, Memory Protection Extensions +, OS Guard + and Identity Protection Technology +
has intel enhanced speedstep technologytrue +
has intel identity protection technology supporttrue +
has intel secure key technologytrue +
has intel supervisor mode execution protectiontrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuUHD Graphics 610 +
integrated gpu base frequency350 MHz (0.35 GHz, 350,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units12 +
integrated gpu max frequency1,050 MHz (1.05 GHz, 1,050,000 KHz) +
integrated gpu max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) +
isax86-64 +
isa familyx86 +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description8-way set associative +
l3$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
ldateApril 23, 2019 +
main imageFile:coffee lake s (front).png +
manufacturerIntel +
market segmentDesktop +
max cpu count1 +
max junction temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) +
max memory bandwidth35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels2 +
microarchitectureCoffee Lake +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberG4950 +
nameCeleron G4950 +
packageFCLGA-1151 +
part numberCM8068403378012 +
platformCoffee Lake +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 52.00 (€ 46.80, £ 42.12, ¥ 5,373.16) +
release price (tray)$ 52.00 (€ 46.80, £ 42.12, ¥ 5,373.16) +
s-specSR3YM +
series4000 +
smp max ways1 +
socketLGA-1151 +
supported memory typeDDR4-2400 +
tdp54 W (54,000 mW, 0.0724 hp, 0.054 kW) +
technologyCMOS +
thread count2 +
word size64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensionstrue +
x86/has software guard extensionstrue +