From WikiChip
Editing intel/celeron/3865u

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Celeron 3865U}}
 
{{intel title|Celeron 3865U}}
−
{{chip
+
{{mpu
−
|name=Celeron 3865U
+
| name               = Celeron 3865U
−
|no image=Yes
+
| no image           = Yes
−
|designer=Intel
+
| image              =
−
|manufacturer=Intel
+
| image size          =
−
|model number=3865U
+
| caption            =
−
|s-spec=SR349
+
| designer           = Intel
−
|market=Mobile
+
| manufacturer       = Intel
−
|first announced=January 3, 2017
+
| model number       = 3865U
−
|first launched=January 3, 2017
+
| part number        =
−
|family=Celeron
+
| part number 1      =
−
|series=3800
+
| s-spec             =  
−
|locked=Yes
+
| market             = Mobile
−
|frequency=1,800 MHz
+
| first announced     = January 3, 2017
−
|bus type=OPI
+
| first launched     = January 3, 2017
−
|bus rate=4 GT/s
+
| last order          =
−
|clock multiplier=22
+
| last shipment      =
−
|cpuid=806E9
+
| release price      =
−
|isa=x86-64
+
 
−
|isa family=x86
+
| family             = Celeron
−
|microarch=Kaby Lake
+
| series             = 3800
−
|platform=Kaby Lake
+
| locked             = Yes
−
|core name=Kaby Lake U
+
| frequency           = 1,800 MHz
−
|core family=6
+
| bus type           = OPI
−
|core model=142
+
| bus speed          =
−
|core stepping=H0
+
| bus rate           = 4 GT/s
−
|process=14 nm
+
| bus links          =
−
|technology=CMOS
+
| clock multiplier   = 22
−
|word size=64 bit
+
| cpuid               = 306A9
−
|core count=2
+
 
−
|thread count=2
+
| isa family          = x86
−
|max cpus=1
+
| isa                 = x86-64
−
|max memory=64 GiB
+
| microarch           = Kaby Lake
−
|v core min=0.25 V
+
| platform           = Kaby Lake
−
|v core max=1.52 V
+
| chipset            =
−
|tdp=15 W
+
| chipset 2          =
−
|ctdp down=10 W
+
| core name           = Kaby Lake U
−
|tjunc min=0 °C
+
| core family         = 6
−
|tjunc max=100 °C
+
| core model         = 58
−
|tstorage min=-25 °C
+
| core stepping      =  
−
|tstorage max=125 °C
+
| core stepping 2    =  
−
|package module 1={{packages/intel/fcbga-1356}}
+
| process             = 14 nm
 +
| transistors        =
 +
| technology         = CMOS
 +
| die area            =
 +
| die width          =
 +
| die length          =
 +
| word size           = 64 bit
 +
| core count         = 2
 +
| thread count       = 2
 +
| max cpus           = 1
 +
| max memory         = 64 GiB
 +
 
 +
| electrical          = Yes
 +
| v core min         = 0.25 V
 +
| v core max         = 1.52 V
 +
| tdp                 = 15 W
 +
| tdp typical        =
 +
| ctdp down           = 10 W
 +
| ctdp down frequency =
 +
| ctdp up            =
 +
| ctdp up frequency  =
 +
| tjunc min           = 0 °C
 +
| tjunc max           = 100 °C
 +
| tcase min          =
 +
| tcase max          =
 +
| tstorage min       = -25 °C
 +
| tstorage max       = 125 °C
 +
| tambient min        =
 +
| tambient max        =
 +
 
 +
| packaging          = Yes
 +
| package            = FCBGA-1356
 +
| package type      = FCBGA
 +
| package pitch      = 0.65 mm
 +
| package size      = 42 mm x 24 mm
 +
| socket            = BGA-1356
 +
| socket type        = BGA
 
}}
 
}}
−
'''Celeron 3865U''' is a {{arch|64}} [[dual-core]] budget [[x86]] mobile microprocessors introduced by [[Intel]] in early 2017. The 3865U, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14nm+ process]]. This processor operates at 1.8 GHz with a TDP of 15 W and supports up to 32 GiB of dual-channel non-ECC DDR4-2133. Additionally the 3865U incorporates Intel's {{intel|HD Graphics 610}} [[IGP]] operating at 300 MHz with a burst frequency of 900 GHz.
+
'''Celeron 3865U''' is a {{arch|64}} [[dual-core]] budget [[x86]] mobile microprocessors introduced by [[Intel]] in early 2017. The 3865U, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14nm+ process]]. This processor operates at 1.8 GHz and with a TDP of 15 W and supports up to 32 GiB of dual-channel non-ECC DDR4-2133. Additionally the 3865U incorporates Intel's {{intel|HD Graphics 610}} [[IGP]] operating at 300 MHz with a burst frequency of 900 GHz.
  
−
This model has a configurable TDP-down of 10 W.
 
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/kaby_lake#Memory_Hierarchy|l1=Kaby Lake § Cache}}
 
{{main|intel/microarchitectures/kaby_lake#Memory_Hierarchy|l1=Kaby Lake § Cache}}
Line 53: Line 88:
 
|l1i break=2x32 KiB
 
|l1i break=2x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
 +
|l1i policy=write-back
 
|l1d cache=64 KiB
 
|l1d cache=64 KiB
 
|l1d break=2x32 KiB
 
|l1d break=2x32 KiB
Line 79: Line 115:
 
|bandwidth schan=15.89 GiB/s
 
|bandwidth schan=15.89 GiB/s
 
|bandwidth dchan=31.79 GiB/s
 
|bandwidth dchan=31.79 GiB/s
−
}}
 
−
 
−
== Expansions ==
 
−
{{expansions
 
−
| pcie revision      = 3.0
 
−
| pcie lanes        = 16
 
−
| pcie config        = 1x16
 
−
| pcie config 2      = 2x8
 
−
| pcie config 3      = 1x8+2x4
 
−
}}
 
−
 
−
== Graphics ==
 
−
{{integrated graphics
 
−
| gpu                = HD Graphics 610
 
−
| device id          = 0x5906
 
−
| designer            = Intel
 
−
| execution units    = 12
 
−
| max displays        = 3
 
−
| max memory          = 32 GiB
 
−
| frequency          = 300 MHz
 
−
| max frequency      = 900 MHz
 
−
 
−
| output crt          =
 
−
| output sdvo        =
 
−
| output dsi          =
 
−
| output edp          = Yes
 
−
| output dp          = Yes
 
−
| output hdmi        = Yes
 
−
| output vga          =
 
−
| output dvi          = Yes
 
−
 
−
| directx ver        = 12
 
−
| opengl ver        = 4.4
 
−
| opencl ver        = 2.0
 
−
| hdmi ver          = 1.4a
 
−
| dp ver            = 1.2
 
−
| edp ver            = 1.4
 
−
| max res hdmi      = 4096x2304
 
−
| max res hdmi freq  = 24 Hz
 
−
| max res dp        = 4096x2304
 
−
| max res dp freq    = 60 Hz
 
−
| max res edp        = 4096x2304
 
−
| max res edp freq  = 60 Hz
 
−
| max res vga        =
 
−
| max res vga freq  =
 
−
 
−
| features            = Yes
 
−
| intel quick sync    = Yes
 
−
| intel intru 3d      =
 
−
| intel insider        =
 
−
| intel widi          =
 
−
| intel fdi            =
 
−
| intel clear video    = Yes
 
−
| intel clear video hd = Yes
 
−
}}
 
−
{{kaby lake hardware accelerated video table|col=1}}
 
−
 
−
== Features ==
 
−
{{x86 features
 
−
|real=Yes
 
−
|protected=Yes
 
−
|smm=Yes
 
−
|fpu=Yes
 
−
|x8616=Yes
 
−
|x8632=Yes
 
−
|x8664=Yes
 
−
|nx=Yes
 
−
|3dnow=No
 
−
|e3dnow=No
 
−
|mmx=Yes
 
−
|emmx=Yes
 
−
|sse=Yes
 
−
|sse2=Yes
 
−
|sse3=Yes
 
−
|ssse3=Yes
 
−
|sse41=Yes
 
−
|sse42=Yes
 
−
|sse4a=No
 
−
|avx=No
 
−
|avx2=No
 
−
 
−
|abm=Yes
 
−
|tbm=No
 
−
|bmi1=Yes
 
−
|bmi2=Yes
 
−
|fma3=No
 
−
|fma4=No
 
−
|aes=Yes
 
−
|rdrand=Yes
 
−
|sha=No
 
−
|xop=No
 
−
|adx=Yes
 
−
|clmul=Yes
 
−
|f16c=Yes
 
−
|tbt1=No
 
−
|tbt2=No
 
−
|tbmt3=No
 
−
|bpt=No
 
−
|eist=Yes
 
−
|sst=Yes
 
−
|flex=Yes
 
−
|fastmem=No
 
−
|isrt=Yes
 
−
|sba=No
 
−
|mwt=Yes
 
−
|sipp=No
 
−
|att=No
 
−
|ipt=No
 
−
|tsx=No
 
−
|txt=No
 
−
|ht=No
 
−
|vpro=Yes
 
−
|vtx=Yes
 
−
|vtd=Yes
 
−
|ept=Yes
 
−
|mpx=Yes
 
−
|sgx=Yes
 
−
|securekey=Yes
 
−
|osguard=Yes
 
−
|smartmp=No
 
−
|powernow=No
 
−
|amdv=No
 
−
|rvi=No
 
 
}}
 
}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/celeron/3865u"
Facts about "Celeron 3865U - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Celeron 3865U - Intel#package + and Celeron 3865U - Intel#io +
base frequency1,800 MHz (1.8 GHz, 1,800,000 kHz) +
bus rate4,000 MT/s (4 GT/s, 4,000,000 kT/s) +
bus typeOPI +
clock multiplier22 +
core count2 +
core family6 +
core model142 +
core nameKaby Lake U +
core steppingH0 +
core voltage (max)1.52 V (15.2 dV, 152 cV, 1,520 mV) +
core voltage (min)0.25 V (2.5 dV, 25 cV, 250 mV) +
cpuid806E9 +
designerIntel +
device id0x5906 +
familyCeleron +
first announcedJanuary 3, 2017 +
first launchedJanuary 3, 2017 +
full page nameintel/celeron/3865u +
has ecc memory supportfalse +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Speed Shift Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Flex Memory Access +, Smart Response Technology +, My WiFi Technology +, Enhanced SpeedStep Technology +, OS Guard +, Extended Page Tables +, Memory Protection Extensions + and Software Guard Extensions +
has intel enhanced speedstep technologytrue +
has intel flex memory access supporttrue +
has intel my wifi technology supporttrue +
has intel secure key technologytrue +
has intel smart response technology supporttrue +
has intel speed shift technologytrue +
has intel supervisor mode execution protectiontrue +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuHD Graphics 610 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units12 +
integrated gpu max frequency900 MHz (0.9 GHz, 900,000 KHz) +
integrated gpu max memory32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB) +
isax86-64 +
isa familyx86 +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description12-way set associative +
l3$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
ldateJanuary 3, 2017 +
manufacturerIntel +
market segmentMobile +
max cpu count1 +
max junction temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) +
max memory bandwidth31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels2 +
max pcie lanes16 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureKaby Lake +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model number3865U +
nameCeleron 3865U +
packageFCBGA-1356 +
platformKaby Lake +
process14 nm (0.014 μm, 1.4e-5 mm) +
s-specSR349 +
series3800 +
smp max ways1 +
supported memory typeLPDDR3-1866 +, DDR3L-1600 + and DDR4-2133 +
tdp15 W (15,000 mW, 0.0201 hp, 0.015 kW) +
tdp down10 W (10,000 mW, 0.0134 hp, 0.01 kW) +
technologyCMOS +
thread count2 +
word size64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensionstrue +
x86/has software guard extensionstrue +