From WikiChip
Editing intel/celeron
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 135: | Line 135: | ||
{{main|intel/microarchitectures/sandy_bridge|l1=Sandy Bridge Microarchitecture}} | {{main|intel/microarchitectures/sandy_bridge|l1=Sandy Bridge Microarchitecture}} | ||
==== Mobile ==== | ==== Mobile ==== | ||
− | Announced in late [[2010]], the first series of mobile Celeron models based on the Sandy Bridge microarchitecture were introduced in early [[2011]]. In addition to the many architectural changes that improved both [[performance]] and [[power consumption]], the [[integrated graphics]] is now incorporated into the same monolithic [[die]] with all Celeron mobile models having the lowest-end integrated [[GPU]] which offers 6 executing units | + | Announced in late [[2010]], the first series of mobile Celeron models based on the Sandy Bridge microarchitecture were introduced in early [[2011]]. In addition to the many architectural changes that improved both [[performance]] and [[power consumption]], the [[integrated graphics]] is now incorporated into the same monolithic [[die]] with all Celeron mobile models having the lowest-end integrated [[GPU]] which offers 6 executing units. Compared to previous generation, the new {{intel|Sandy Bridge|l=arch}} mobile Celeron models now support {{x86|SSE4.1}}/{{x86|SSE4.1}} in addition to higher performance. In addition, all models have the following features: |
* '''Bus:''' DMI 2.0 link to chipset | * '''Bus:''' DMI 2.0 link to chipset |
Facts about "Celeron - Intel"
designer | Intel + |
first announced | April 1998 + |
full page name | intel/celeron + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + and x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | P6 +, NetBurst +, Core +, Penryn +, Nehalem +, Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell +, Airmont +, Goldmont +, Skylake +, Coffee Lake + and Kaby Lake + |
name | Intel Celeron + |
package | FCBGA1170 + |
process | 350 nm (0.35 μm, 3.5e-4 mm) +, 180 nm (0.18 μm, 1.8e-4 mm) +, 65 nm (0.065 μm, 6.5e-5 mm) +, 45 nm (0.045 μm, 4.5e-5 mm) +, 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | BGA1170 + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) + |