From WikiChip
Editing intel/celeron
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 71: | Line 71: | ||
* '''Bus:''' {{intel|DMI}} (2.5 GT/s) interface | * '''Bus:''' {{intel|DMI}} (2.5 GT/s) interface | ||
* '''TDP:''' 18, 35 W | * '''TDP:''' 18, 35 W | ||
− | * '''ISA:''' Everything up to {{x86|SSSE3}} ({{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}) | + | * '''ISA:''' Everything up to {{x86|SSSE3}} ({{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}). |
− | * '''Tech:''' {{intel|SpeedStep}}, {{intel|VT-x}} | + | * '''Tech:''' {{intel|SpeedStep}}, {{intel|VT-x}}. |
<!-- NOTE: | <!-- NOTE: | ||
Line 81: | Line 81: | ||
Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | ||
--> | --> | ||
− | + | <table class="wikitable sortable"> | |
− | <table class=" | + | <tr><th colspan="11" style="background:#D6D6FF;">Arrandale-based Celeron Microprocessors</th></tr> |
− | <tr | + | <tr><th colspan="8">CPU</th><th colspan="3">IGP</th></tr> |
− | <tr | + | <tr><th>Model</th><th>Price</th><th>Launched</th><th>C</th><th>T</th><th>TDP</th><th>Freq</th><th>L3$</th><th>IGP Name</th><th>Frequency</th><th>Turbo</th></tr> |
− | + | {{#ask: [[Category:microprocessor models by intel]] [[microprocessor family::Celeron]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]] [[tdp::>19]] | |
− | < | ||
− | {{#ask: [[Category:microprocessor models by intel | ||
|?full page name | |?full page name | ||
− | |?model number | + | |?model number= |
|?release price | |?release price | ||
|?first launched | |?first launched | ||
|?core count | |?core count | ||
|?thread count | |?thread count | ||
− | |||
|?tdp | |?tdp | ||
− | |? | + | |?base frequency |
+ | |?l3$ size | ||
|?integrated gpu | |?integrated gpu | ||
− | |?integrated gpu base frequency | + | |?integrated gpu base frequency |
− | |?integrated gpu max frequency | + | |?integrated gpu max frequency |
− | |||
− | |||
|format=template | |format=template | ||
− | |template=proc table | + | |template=proc table 2 |
− | |userparam= | + | |userparam=12 |
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | + | {{table sep|col=11|Ultra-low Power}} | |
− | {{#ask: [[Category:microprocessor models by intel | + | {{#ask: [[Category:microprocessor models by intel]] [[microprocessor family::Celeron]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]] [[tdp::<18]] |
|?full page name | |?full page name | ||
− | |?model number | + | |?model number= |
|?release price | |?release price | ||
|?first launched | |?first launched | ||
|?core count | |?core count | ||
|?thread count | |?thread count | ||
− | |||
|?tdp | |?tdp | ||
− | |? | + | |?base frequency |
+ | |?l3$ size | ||
|?integrated gpu | |?integrated gpu | ||
− | |?integrated gpu base frequency | + | |?integrated gpu base frequency |
− | |?integrated gpu max frequency | + | |?integrated gpu max frequency |
− | |||
− | |||
|format=template | |format=template | ||
− | |template=proc table | + | |template=proc table 2 |
− | |userparam= | + | |userparam=12 |
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{ | + | {{table count|col=11|ask=[[Category:microprocessor models by intel]] [[microprocessor family::Celeron]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]]}} |
</table> | </table> | ||
− | |||
=== Sandy Bridge µarch === | === Sandy Bridge µarch === |
Facts about "Celeron - Intel"
designer | Intel + |
first announced | April 1998 + |
full page name | intel/celeron + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + and x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | P6 +, NetBurst +, Core +, Penryn +, Nehalem +, Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell +, Airmont +, Goldmont +, Skylake +, Coffee Lake + and Kaby Lake + |
name | Intel Celeron + |
package | FCBGA1170 + |
process | 350 nm (0.35 μm, 3.5e-4 mm) +, 180 nm (0.18 μm, 1.8e-4 mm) +, 65 nm (0.065 μm, 6.5e-5 mm) +, 45 nm (0.045 μm, 4.5e-5 mm) +, 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | BGA1170 + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) + |