From WikiChip
Editing intel/celeron

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 284: Line 284:
 
* '''ISA:''' Everything up to SSE4.2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES)
 
* '''ISA:''' Everything up to SSE4.2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES)
 
* '''Tech:''' {{intel|vPro}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|TSX}}, {{intel|SpeedStep}} (EIST), Software Guard ({{intel|SGX}}), Memory Protection ({{intel|MPX}}), {{intel|OS Guard}}, {{intel|Secure Key}}, {{intel|Speed Shift}}, {{intel|Flex Memory Access}}, {{intel|Smart Response Technology}}, {{intel|My WiFi Technology}}
 
* '''Tech:''' {{intel|vPro}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|TSX}}, {{intel|SpeedStep}} (EIST), Software Guard ({{intel|SGX}}), Memory Protection ({{intel|MPX}}), {{intel|OS Guard}}, {{intel|Secure Key}}, {{intel|Speed Shift}}, {{intel|Flex Memory Access}}, {{intel|Smart Response Technology}}, {{intel|My WiFi Technology}}
* '''GPU:''' {{intel|HD Graphics 610}}/{{intel|HD Graphics 615|615}} @ 350 MHz with bursts of 1-1.05 GHz
+
* '''GPU:''' {{intel|HD Graphics 610}} @ 350 MHz with bursts of 1-1.05 GHz
  
 
<!-- NOTE:  
 
<!-- NOTE:  
Line 294: Line 294:
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
<table class="comptable sortable tc4 tc5">
+
<table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19">
 
<tr class="comptable-header"><th>&nbsp;</th><th colspan="12">List of Kaby Lake-based Celeron Mobile Processors</th></tr>
 
<tr class="comptable-header"><th>&nbsp;</th><th colspan="12">List of Kaby Lake-based Celeron Mobile Processors</th></tr>
<tr class="comptable-header"><th>&nbsp;</th><th colspan="7">Main processor</th><th colspan="3">IGP</th></tr>
+
<tr class="comptable-header"><th>&nbsp;</th><th colspan="8">Main processor</th><th colspan="3">IGP</th></tr>
{{comp table header 1|cols=Price, Launched, C, T, Freq, TDP, Max Mem, Name, Freq, Turbo Freq}}
+
{{comp table header 1|cols=Price, Process, Launched, C, T, Freq, TDP, Max Mem, Name, Freq, Turbo Freq}}
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Celeron]] [[microarchitecture::Kaby Lake]] [[market segment::Mobile]]
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Celeron]] [[microarchitecture::Kaby Lake]] [[market segment::Mobile]]
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
 
  |?release price
 
  |?release price
 +
|?process
 
  |?first launched
 
  |?first launched
 
  |?core count
 
  |?core count
Line 310: Line 311:
 
  |?integrated gpu
 
  |?integrated gpu
 
  |?integrated gpu base frequency#MHz
 
  |?integrated gpu base frequency#MHz
  |?integrated gpu max frequency#MHz
+
  |?integrated gpu max frequency#GHz
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
  |userparam=12
+
  |userparam=13
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

This page is a member of 1 hidden category:

Facts about "Celeron - Intel"
designerIntel +
first announcedApril 1998 +
full page nameintel/celeron +
instance ofmicroprocessor family +
instruction set architectureIA-32 + and x86-64 +
main designerIntel +
manufacturerIntel +
microarchitectureP6 +, NetBurst +, Core +, Penryn +, Nehalem +, Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell +, Airmont +, Goldmont +, Skylake +, Coffee Lake + and Kaby Lake +
nameIntel Celeron +
packageFCBGA1170 +
process350 nm (0.35 μm, 3.5e-4 mm) +, 180 nm (0.18 μm, 1.8e-4 mm) +, 65 nm (0.065 μm, 6.5e-5 mm) +, 45 nm (0.045 μm, 4.5e-5 mm) +, 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) +
socketBGA1170 +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) +