From WikiChip
Difference between revisions of "intel/80486/486sx2-50"
< intel‎ | 80486

Line 2: Line 2:
 
{{mpu
 
{{mpu
 
| name                = Intel i486SX2-50
 
| name                = Intel i486SX2-50
| image              = Ic-photo-intel-A80486SX2-50-(486SX2).png
+
| image              = KL intel i486SX2.jpg
 
| image size          =  
 
| image size          =  
 
| caption            = A80486SX2-50, S-Spec SX845
 
| caption            = A80486SX2-50, S-Spec SX845
Line 77: Line 77:
 
== Features ==
 
== Features ==
 
* {{intel|System Management Mode}} (SMM)
 
* {{intel|System Management Mode}} (SMM)
 +
 +
== Gallery ==
 +
<gallery>
 +
File:Ic-photo-intel-A80486SX2-50-(486SX2).png|A80486SX2-50, S-Spec SX845
 +
</gallery>
  
 
== See also ==
 
== See also ==
 
* {{intel|80486|80486 family}}
 
* {{intel|80486|80486 family}}

Revision as of 17:49, 11 May 2016

Template:mpu i486SX2-50 was a fourth-generation x86 microprocessor introduced by Intel in the early 1990s. This chip, which is based on the 80486 microarchitecture, had a clock doubler operating at 50 MHz, twice the bus speed. In contrast to the i486DX chips, the i486SX line had no functional FPU on-die.

Cache

Main article: 80486 § Cache
Cache Info [Edit Values]
L1$ 8 KB
"KB" is not declared as a valid unit of measurement for this property.
1x8 KB 4-way set associative (unified, write-through policy)

Graphics

This chip had no integrated graphics processing unit.

Features

Gallery

See also

Facts about "i486SX2-50 - Intel"
l1$ description4-way set associative +