Semiconductor & Computer Engineering
From WikiChip
Editing dec/microarchitectures/alpha 21064
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 5: | Line 5: | ||
|designer=DEC | |designer=DEC | ||
|manufacturer=DEC | |manufacturer=DEC | ||
| − | |introduction=November 20 | + | |introduction=November 20 1992 |
|process=0.75 µm | |process=0.75 µm | ||
|process 2=0.675 µm | |process 2=0.675 µm | ||
| Line 33: | Line 33: | ||
== Etymology == | == Etymology == | ||
| − | The microarchitecture name '''Alpha 21064''' is composed of both the [[ISA]] and the [[microarchitecture|implementation]]. In particular, the "Alpha" refers to [[DEC]]'s [[Alpha AXP]] instruction set architecture while the "21064" refers to a "21st century"-ready {{arch|64}} "generation | + | The microarchitecture name '''Alpha 21064''' is composed of both the [[ISA]] and the [[microarchitecture|implementation]]. In particular, the "Alpha" refers to [[DEC]]'s [[Alpha AXP]] instruction set architecture while the "21064" refers to a "21st century"-ready {{arch|64}} "0th generation" microarchitecture. |
| − | |||
| − | |||
== Release Dates == | == Release Dates == | ||
| − | + | DEC first announced their 21064 architecture in February of [[1992]]. Alpha 21064-based chips were first introduced during [[COMDEX]] on November 20, 1992. | |
== Process Technology == | == Process Technology == | ||
| Line 58: | Line 56: | ||
== Architecture == | == Architecture == | ||
| − | + | {{empty section}} | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== Die == | == Die == | ||
| Line 119: | Line 62: | ||
* [[0.75 µm process]] | * [[0.75 µm process]] | ||
* 3 metal layers | * 3 metal layers | ||
| − | * 1, | + | * 1,680,000 transistors |
| − | * 13. | + | * 13.9 mm x 16.8 mm |
| − | * | + | * 233.52 mm² die size |
* PGA-431 | * PGA-431 | ||
** 291 signal pins | ** 291 signal pins | ||
Facts about "Alpha 21064 - Microarchitectures - DEC"
| codename | Alpha 21064 + |
| core count | 1 + |
| designer | DEC + |
| first launched | November 20, 1992 + |
| full page name | dec/microarchitectures/alpha 21064 + |
| instance of | microarchitecture + |
| instruction set architecture | Alpha + |
| manufacturer | DEC + |
| microarchitecture type | CPU + |
| name | Alpha 21064 + |
| pipeline stages (max) | 12 + |
| pipeline stages (min) | 7 + |
| process | 750 nm (0.75 μm, 7.5e-4 mm) + and 675 nm (0.675 μm, 6.75e-4 mm) + |
