From WikiChip
Editing centaur/microarchitectures/cha
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 71: | Line 71: | ||
! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model !! Stepping | ! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model !! Stepping | ||
|- | |- | ||
− | | rowspan="2" | Centaur CNS || 0 || 0x6 || 0x4 || 0x7 || | + | | rowspan="2" | Centaur CNS || 0 || 0x6 || 0x4 || 0x7 || 0x1 |
|- | |- | ||
− | | colspan="5" | Family 6 Model 71 Stepping | + | | colspan="5" | Family 6 Model 71 Stepping 1 |
|} | |} | ||
+ | |||
== Architecture == | == Architecture == | ||
Line 132: | Line 133: | ||
=== Instruction set === | === Instruction set === | ||
− | The CHA SoC integrates up to eight cores, each featuring the {{x86|x86-64}} [[ISA]] along with | + | The CHA SoC integrates up to eight cores, each featuring the {{x86|x86-64}} [[ISA]] along with fullowing {{x86|extensions}}: |
{| class="wikitable" | {| class="wikitable" | ||
Line 167: | Line 168: | ||
Each cycle, up to 32 bytes (half a line) of the instruction stream are fetched from the [[instruction cache]] into the instruction pre-decode queue. Since [[x86]] instructions may range from a single byte to 15 bytes, this buffer receives an unstructured byte stream which is then marked at the instruction boundary. In addition to marking instruction boundaries, the pre-decode also does various prefix processing. From the pre-decode queue, up to five individual instructions are fed into the formatted instruction queue (FIQ). | Each cycle, up to 32 bytes (half a line) of the instruction stream are fetched from the [[instruction cache]] into the instruction pre-decode queue. Since [[x86]] instructions may range from a single byte to 15 bytes, this buffer receives an unstructured byte stream which is then marked at the instruction boundary. In addition to marking instruction boundaries, the pre-decode also does various prefix processing. From the pre-decode queue, up to five individual instructions are fed into the formatted instruction queue (FIQ). | ||
− | Prior to getting sent to decode, the FIQ has the ability to do [[macro- | + | Prior to getting sent to decode, the FIQ has the ability to do [[macro-fusion]]. CNS can detect certain pairs of adjacent instructions such as a simple arithmetic operation followed by a conditional jump and couple them together such that they get decoded at the same time into a fused operation. This was improved further with the new CNS core. |
[[File:cns decode.svg|right|500px]] | [[File:cns decode.svg|right|500px]] | ||
Line 262: | Line 263: | ||
* 194 mm² | * 194 mm² | ||
− | :[[File: | + | :[[File:cha soc.png|600px|class=wikichip_ogimage]] |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
=== Core group === | === Core group === | ||
− | : ~ | + | : ~62.5 mm² |
− | :[[File:cha core group | + | :[[File:cha core group.png|500px]] |
− | |||
− | |||
− | |||
==== CNS Core ==== | ==== CNS Core ==== | ||
− | : ~4. | + | : ~4.4 mm² |
− | |||
− | |||
− | |||
− | :[[File:cha cns core die.png| | + | :[[File:cha cns core die.png|300px]] |
=== NCORE === | === NCORE === | ||
Line 294: | Line 283: | ||
<div style="float: left;">[[File:cha soc ncore.png|300px]]</div> | <div style="float: left;">[[File:cha soc ncore.png|300px]]</div> | ||
<div style="float: left;">[[File:cha soc ncore (2).png|300px]]</div> | <div style="float: left;">[[File:cha soc ncore (2).png|300px]]</div> | ||
− | |||
</div> | </div> | ||
Facts about "CHA - Microarchitectures - Centaur Technology"
codename | CHA + |
core count | 8 + |
designer | Centaur Technology + |
full page name | centaur/microarchitectures/cha + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | CHA + |
pipeline stages (max) | 22 + |
pipeline stages (min) | 20 + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |