From WikiChip
Information for "cavium/thunderx/cn8890"
Basic information
Display title | ThunderX CN8890 - Cavium |
Default sort key | ThunderX CN8890, Cavium |
Page length (in bytes) | 28,072 |
Page ID | 32046 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 6 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | 50.233.219.101 (talk) |
Date of page creation | 21:18, 3 December 2018 |
Latest editor | 50.233.219.101 (talk) |
Date of latest edit | 14:32, 4 December 2018 |
Total number of edits | 21 |
Total number of distinct authors | 2 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (11) | Templates used on this page:
|
Facts about "ThunderX CN8890 - Cavium"
base frequency | 1,900 MHz (1.9 GHz, 1,900,000 kHz) + |
bus type | CCPI + |
core count | 48 + |
designer | Cavium + |
family | ThunderX + |
first announced | June 3, 2014 + |
first launched | March 31, 2016 + |
full page name | cavium/thunderx/cn8890 + |
instance of | microprocessor + |
isa | ARMv8.1 + |
isa family | ARM + |
ldate | March 31, 2016 + |
manufacturer | GlobalFoundries + |
market segment | Server + |
max cpu count | 2 + |
max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + |
microarchitecture | ThunderX2 + |
model number | CN8890 + |
name | ThunderX CN8890 + |
part number | CN8890-1900BG2601-AAP-Y-G + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |
release price | $ 785.00 (€ 706.50, £ 635.85, ¥ 81,114.05) + |
smp max ways | 2 + |
technology | CMOS + |
thread count | 48 + |
word size | 64 bit (8 octets, 16 nibbles) + |