Semiconductor & Computer Engineering
From WikiChip
Editing cavium/thunderx/cn8890
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 29: | Line 29: | ||
{{main|cavium/microarchitectures/thunderx1#Memory_Hierarchy|l1=ThunderX1§ Cache}} | {{main|cavium/microarchitectures/thunderx1#Memory_Hierarchy|l1=ThunderX1§ Cache}} | ||
{{cache size | {{cache size | ||
| − | |l1 cache= | + | |l1 cache=110 KiB/core |
| − | + | |l1i cache=78 KiB/core | |
| − | |l1i cache= | ||
| − | |||
|l1i desc=39-way set associative | |l1i desc=39-way set associative | ||
| − | + | |l1d cache=32 KiB/core | |
| − | |l1d cache= | ||
| − | |||
|l1d desc=32-way set associative | |l1d desc=32-way set associative | ||
|l1d policy=write-back | |l1d policy=write-back | ||
| − | |l2 cache=16 MiB | + | |l2 cache=16 MiB/socket |
|l2 desc=16-way set associative | |l2 desc=16-way set associative | ||
|l2 policy=write-back | |l2 policy=write-back | ||
Facts about "ThunderX CN8890 - Cavium"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | ThunderX CN8890 - Cavium#pcie + |
| base frequency | 1,900 MHz (1.9 GHz, 1,900,000 kHz) + |
| bus type | CCPI + |
| core count | 48 + |
| designer | Cavium + |
| family | ThunderX + |
| first announced | June 3, 2014 + |
| first launched | March 31, 2016 + |
| full page name | cavium/thunderx/cn8890 + |
| has ecc memory support | true + |
| instance of | microprocessor + |
| isa | ARMv8.1 + |
| isa family | ARM + |
| l1$ size | 5,280 KiB (5,406,720 B, 5.156 MiB) + |
| l1d$ description | 32-way set associative + |
| l1d$ size | 1,536 KiB (1,572,864 B, 1.5 MiB) + |
| l1i$ description | 39-way set associative + |
| l1i$ size | 3,744 KiB (3,833,856 B, 3.656 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
| ldate | March 31, 2016 + |
| manufacturer | GlobalFoundries + |
| market segment | Server + |
| max cpu count | 2 + |
| max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + |
| max memory channels | 8 + |
| max sata ports | 16 + |
| max usb ports | 2 + |
| microarchitecture | ThunderX1 + |
| model number | CN8890 + |
| name | ThunderX CN8890 + |
| part number | CN8890-1900BG2601-AAP-Y-G + |
| process | 28 nm (0.028 μm, 2.8e-5 mm) + |
| release price | $ 785.00 (€ 706.50, £ 635.85, ¥ 81,114.05) + |
| smp max ways | 2 + |
| supported memory type | DDR4-2400 + and DDR3-2133 + |
| technology | CMOS + |
| thread count | 48 + |
| word size | 64 bit (8 octets, 16 nibbles) + |
