From WikiChip
Revision history of "cavium/octeon plus"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

Facts about "OCTEON Plus - Cavium"
designerCavium +
first announcedOctober 9, 2006 +
first launchedFebruary 2007 +
full page namecavium/octeon plus +
instance ofsystem on a chip family +
instruction set architectureMIPS64 +
main designerCavium +
manufacturerTSMC +
microarchitecturecnMIPS +
nameCavium OCTEON Plus +
packageFCBGA-1521 +
process90 nm (0.09 μm, 9.0e-5 mm) +
socketBGA-1521 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +