From WikiChip
Editing cavium/octeon
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 27: | Line 27: | ||
| predecessor = | | predecessor = | ||
| predecessor link = | | predecessor link = | ||
− | | successor = OCTEON | + | | successor = OCTEON II |
− | | successor link = cavium/octeon | + | | successor link = cavium/octeon ii |
}} | }} | ||
− | '''OCTEON''' was a family of {{arch|64}} [[multi-core]] [[MIPS]] microprocessors designed by [[Cavium | + | '''OCTEON''' was a family of {{arch|64}} [[multi-core]] [[MIPS]] microprocessors designed by [[Cavium]]. These processors are primarily marketed towards makers of network infrastructure (commercial, enterprise, and data center switches, routers, etc..). Cavium offers OCTEON processors with anywhere from [[single-cores|one]] to [[hexadeca-cores|sixteen]]. |
== Overview == | == Overview == | ||
Line 50: | Line 50: | ||
Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | ||
--> | --> | ||
− | <table class="wikitable sortable | + | <table class="wikitable sortable tc10 tc11 tc12 tc13 tc14 tc15"> |
<tr><th colspan="15" style="background:#D6D6FF;">CN3000-Series Microprocessors</th></tr> | <tr><th colspan="15" style="background:#D6D6FF;">CN3000-Series Microprocessors</th></tr> | ||
<tr><th colspan="7">CPU</th><th colspan="3">Memory</th><th colspan="5">[[Hardware Accelerators]]</th></tr> | <tr><th colspan="7">CPU</th><th colspan="3">Memory</th><th colspan="5">[[Hardware Accelerators]]</th></tr> | ||
Line 89: | Line 89: | ||
Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | ||
--> | --> | ||
− | <table class="wikitable sortable | + | <table class="wikitable sortable tc10 tc11 tc12 tc13 tc14 tc15"> |
<tr><th colspan="15" style="background:#D6D6FF;">CN3100-Series Microprocessors</th></tr> | <tr><th colspan="15" style="background:#D6D6FF;">CN3100-Series Microprocessors</th></tr> | ||
<tr><th colspan="7">CPU</th><th colspan="3">Memory</th><th colspan="5">[[Hardware Accelerators]]</th></tr> | <tr><th colspan="7">CPU</th><th colspan="3">Memory</th><th colspan="5">[[Hardware Accelerators]]</th></tr> | ||
Line 128: | Line 128: | ||
Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | ||
--> | --> | ||
− | <table class="wikitable sortable | + | <table class="wikitable sortable tc10 tc11 tc12 tc13 tc14 tc15"> |
<tr><th colspan="15" style="background:#D6D6FF;">CN3600-Series Microprocessors</th></tr> | <tr><th colspan="15" style="background:#D6D6FF;">CN3600-Series Microprocessors</th></tr> | ||
<tr><th colspan="7">CPU</th><th colspan="3">Memory</th><th colspan="5">[[Hardware Accelerators]]</th></tr> | <tr><th colspan="7">CPU</th><th colspan="3">Memory</th><th colspan="5">[[Hardware Accelerators]]</th></tr> | ||
Line 167: | Line 167: | ||
Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | ||
--> | --> | ||
− | <table class="wikitable sortable | + | <table class="wikitable sortable tc10 tc11 tc12 tc13 tc14 tc15"> |
<tr><th colspan="15" style="background:#D6D6FF;">CN3800-Series Microprocessors</th></tr> | <tr><th colspan="15" style="background:#D6D6FF;">CN3800-Series Microprocessors</th></tr> | ||
<tr><th colspan="7">CPU</th><th colspan="3">Memory</th><th colspan="5">[[Hardware Accelerators]]</th></tr> | <tr><th colspan="7">CPU</th><th colspan="3">Memory</th><th colspan="5">[[Hardware Accelerators]]</th></tr> | ||
Line 200: | Line 200: | ||
* [[:File:octeon cn30xx product brief.pdf|OCTEON CN30XX Processors Product Brief]] | * [[:File:octeon cn30xx product brief.pdf|OCTEON CN30XX Processors Product Brief]] | ||
* [[:File:octeon cn31xx product brief.pdf|OCTEON CN31XX Single- and Dual-Core Product Brief]] | * [[:File:octeon cn31xx product brief.pdf|OCTEON CN31XX Single- and Dual-Core Product Brief]] | ||
− | * [[:File:octeon cn38xx and cn36xx product brief.pdf|OCTEON CN38XX/CN36XX 4 to 16-Core Product Brief]] | + | * [[:File:octeon cn38xx and cn36xx product brief.pdf|OCTEON CN38XX /CN36XX 4 to 16-Core Product Brief]] |
Facts about "OCTEON - Cavium"
designer | Cavium + |
first announced | September 13, 2004 + |
first launched | June 1, 2005 + |
full page name | cavium/octeon + |
instance of | system on a chip family + |
instruction set architecture | MIPS64 + |
main designer | Cavium + |
manufacturer | TSMC + |
microarchitecture | cnMIPS + |
name | Cavium OCTEON + |
package | FCBGA-1521 + and HSBGA-868 + |
process | 130 nm (0.13 μm, 1.3e-4 mm) + |
socket | BGA-1521 + and BGA-868 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |