From WikiChip
Editing arm holdings/microarchitectures/cortex-a77
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 22: | Line 22: | ||
|renaming=Yes | |renaming=Yes | ||
|stages=13 | |stages=13 | ||
− | |decode= | + | |decode=6-way |
|isa=ARMv8.2 | |isa=ARMv8.2 | ||
|feature=Hardware virtualization | |feature=Hardware virtualization | ||
Line 41: | Line 41: | ||
|predecessor=Cortex-A76 | |predecessor=Cortex-A76 | ||
|predecessor link=arm holdings/microarchitectures/cortex-a76 | |predecessor link=arm holdings/microarchitectures/cortex-a76 | ||
− | |successor= | + | |successor=Hercules |
− | |successor link=arm holdings/microarchitectures/ | + | |successor link=arm holdings/microarchitectures/hercules |
}} | }} | ||
− | '''Cortex-A77''' (codename '''Deimos''') is the successor to the {{armh|Cortex-A76|l=arch}}, a low-power high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. Deimos was designed by Arm's Austin, Texas team. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A77, which implemented the {{arm|ARMv8.2}} ISA, is a | + | '''Cortex-A77''' (codename '''Deimos''') is the successor to the {{armh|Cortex-A76|l=arch}}, a low-power high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. Deimos was designed by Arm's Austin, Texas team. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A77, which implemented the {{arm|ARMv8.2}} ISA, is the a performant core which is often combined with a number of lower power cores (e.g. {{\\|Cortex-A55}}) in a {{armh|DynamIQ big.LITTLE}} configuration to achieve better energy/performance. |
== History == | == History == | ||
[[File:arm deimos roadmap.png|right|thumb|Arm client roadmap with Deimos.]] | [[File:arm deimos roadmap.png|right|thumb|Arm client roadmap with Deimos.]] | ||
− | Development of the Cortex- | + | Development of the Cortex-A76 started in 2014. [[Arm]] formally announced Deimos during Computex on May 27 2019. |
== Process Technology == | == Process Technology == | ||
Line 76: | Line 76: | ||
== Architecture == | == Architecture == | ||
=== Key changes from {{\\|Cortex-A76}} === | === Key changes from {{\\|Cortex-A76}} === | ||
− | * | + | * Significant [[IPC]] uplift ([[Arm]] self-reported around 20% IPC on [[SPEC CPU2006]]/[[SPEC CPU2017]] int) |
− | |||
* Front-end | * Front-end | ||
** [[Branch-prediction]] | ** [[Branch-prediction]] | ||
Line 89: | Line 88: | ||
* Execution engine | * Execution engine | ||
** 1.5x wider instruction fetch (6 instrs/cycle, up from 4) | ** 1.5x wider instruction fetch (6 instrs/cycle, up from 4) | ||
− | ** 1. | + | ** 1.5x wider decode (6-way, up from 4-way) |
** 1.5x wider rename/comit (6-way, up from 4-way) | ** 1.5x wider rename/comit (6-way, up from 4-way) | ||
*** lower latency recovery from branch mispredict flushes | *** lower latency recovery from branch mispredict flushes | ||
Line 115: | Line 114: | ||
=== Block Diagram === | === Block Diagram === | ||
==== Typical SoC ==== | ==== Typical SoC ==== | ||
− | :[[File:cortex-a77 soc block diagram.svg| | + | :[[File:cortex-a77 soc block diagram.svg|550px]] |
− | |||
==== Individual Core ==== | ==== Individual Core ==== | ||
− | :[[File:cortex-a77 block diagram.svg| | + | :[[File:cortex-a77 block diagram.svg|850px]] |
− | |||
=== Memory Hierarchy === | === Memory Hierarchy === | ||
The Cortex-A77 has a private L1I, L1D, and L2 cache. | The Cortex-A77 has a private L1I, L1D, and L2 cache. | ||
Line 244: | Line 241: | ||
* Arm Tech Day, 2019. | * Arm Tech Day, 2019. | ||
* Arm. ''personal communication''. 2019. | * Arm. ''personal communication''. 2019. | ||
− | |||
− | |||
− | |||
− |
Facts about "Cortex-A77 - Microarchitectures - ARM"
codename | Cortex-A77 + |
core count | 1 +, 2 +, 4 +, 6 + and 8 + |
designer | ARM Holdings + |
first launched | May 27, 2019 + |
full page name | arm holdings/microarchitectures/cortex-a77 + |
instance of | microarchitecture + |
instruction set architecture | ARMv8.2 + |
manufacturer | TSMC +, samsung + and SMIC + |
microarchitecture type | CPU + |
name | Cortex-A77 + |
pipeline stages | 13 + |
process | 10 nm (0.01 μm, 1.0e-5 mm) +, 7 nm (0.007 μm, 7.0e-6 mm) + and 5 nm (0.005 μm, 5.0e-6 mm) + |