Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings/ethos"
(ethos) |
(→Overview) |
||
| Line 3: | Line 3: | ||
== Overview == | == Overview == | ||
| − | {{ | + | First introduced in late 2019, Ethos is a family of synthesizable [[neural processor]] IPs designed by Arm for various markets. The Ethos family represents the series of NPUs as part of {{armh|Project Trillium}}. The underlying microarchitecture for all the Ethos NPUs is the {{armh|MLP|l=arch}} which is designed to be scalable through various configurations based on the SRAM sizes and the number of compute engines. |
== Members == | == Members == | ||
Revision as of 22:45, 6 February 2020
Ethos is a family of synthesizable neural processor IPs designed by Arm for IoT and edge applications.
Contents
Overview
First introduced in late 2019, Ethos is a family of synthesizable neural processor IPs designed by Arm for various markets. The Ethos family represents the series of NPUs as part of Project Trillium. The underlying microarchitecture for all the Ethos NPUs is the MLP which is designed to be scalable through various configurations based on the SRAM sizes and the number of compute engines.
Members
N-Series
 |
This section is empty; you can help add the missing info by editing this page. |
See also
- Intel Habana HL Series
