From WikiChip
Editing apm/microarchitectures/skylark
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 33: | Line 33: | ||
* Faster frequency (3.3 GHz, up from 2.8 GHz) | * Faster frequency (3.3 GHz, up from 2.8 GHz) | ||
* 4x core count (32 cores, up from 8) | * 4x core count (32 cores, up from 8) | ||
− | |||
** Coherent network improved for large core count | ** Coherent network improved for large core count | ||
* 4x L3 (32 MiB, up from 8 MiB) | * 4x L3 (32 MiB, up from 8 MiB) | ||
Line 46: | Line 45: | ||
*** Faster DDR rates (2666 MT/s, up from 1866 MT/s) | *** Faster DDR rates (2666 MT/s, up from 1866 MT/s) | ||
** 2.86x Higher bandwidth (170.7 GB/s, up from 59.73 GB/s) | ** 2.86x Higher bandwidth (170.7 GB/s, up from 59.73 GB/s) | ||
− | |||
− | |||
{{expand list}} | {{expand list}} | ||
Line 66: | Line 63: | ||
** L3 | ** L3 | ||
*** 32 MiB | *** 32 MiB | ||
− | |||
*** Shared by entire chip | *** Shared by entire chip | ||
* System [[DRAM]] | * System [[DRAM]] | ||
Line 73: | Line 69: | ||
** Up to DDR4 @ 2666 MT/s | ** Up to DDR4 @ 2666 MT/s | ||
** Up to 1 TiB | ** Up to 1 TiB | ||
− | |||
== Overview == | == Overview == |
Facts about "Skylark - Microarchitectures - AppliedMicro"
codename | Skylark + |
core count | 32 + |
designer | AppliedMicro + and Ampere Computing + |
first launched | 2018 + |
full page name | apm/microarchitectures/skylark + |
instance of | microarchitecture + |
instruction set architecture | ARMv8 + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Skylark + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |