Semiconductor & Computer Engineering
From WikiChip
Editing apm/microarchitectures/skylark
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 19: | Line 19: | ||
|successor link=ampere computing/microarchitectures/quicksilver | |successor link=ampere computing/microarchitectures/quicksilver | ||
}} | }} | ||
| − | '''Skylark''' is [[AppliedMicro]]'s successor to {{\\|Shadowcat}}, a [[16 nm]] [[ARM]] microarchitecture for servers. This microarcitecture was eventually acquired by [[Ampere Computing]] which has brought it to market | + | '''Skylark''' is [[AppliedMicro]]'s successor to {{\\|Shadowcat}}, a [[16 nm]] [[ARM]] microarchitecture for servers. This microarcitecture was eventually acquired by [[Ampere Computing]] which has brought it to market. |
== Release Date == | == Release Date == | ||
| Line 31: | Line 31: | ||
=== Key changes from {{\\|Shadowcat}} === | === Key changes from {{\\|Shadowcat}} === | ||
* [[16 nm process|16 nm (16FF+) process]] (from [[28 nm]]) | * [[16 nm process|16 nm (16FF+) process]] (from [[28 nm]]) | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
{{expand list}} | {{expand list}} | ||
| − | |||
== Block Diagram == | == Block Diagram == | ||
=== Entire SoC === | === Entire SoC === | ||
| Line 66: | Line 48: | ||
** L3 | ** L3 | ||
*** 32 MiB | *** 32 MiB | ||
| − | |||
| − | |||
* System [[DRAM]] | * System [[DRAM]] | ||
** 8 channels | ** 8 channels | ||
| Line 73: | Line 53: | ||
** Up to DDR4 @ 2666 MT/s | ** Up to DDR4 @ 2666 MT/s | ||
** Up to 1 TiB | ** Up to 1 TiB | ||
| − | |||
| − | == | + | == Core == |
{{empty section}} | {{empty section}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
Facts about "Skylark - Microarchitectures - AppliedMicro"
| codename | Skylark + |
| core count | 32 + |
| designer | AppliedMicro + and Ampere Computing + |
| first launched | 2018 + |
| full page name | apm/microarchitectures/skylark + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Skylark + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + |
