Semiconductor & Computer Engineering
From WikiChip
Editing ampere computing/emag
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 26: | Line 26: | ||
| succession = Yes | | succession = Yes | ||
| − | | predecessor = X-Gene | + | | predecessor = X-Gene 3 |
| − | | predecessor link = apm/x-gene | + | | predecessor link = apm/x-gene 3 |
| successor = | | successor = | ||
| successor link = | | successor link = | ||
}} | }} | ||
| − | '''eMAG''' is a family of {{arch|64}} high-performance [[ARM]] server microprocessors designed by [[Ampere Computing]] for the data center. | + | '''eMAG''' is a family of {{arch|64}} high-performance [[ARM]]server microprocessors designed by [[Ampere Computing]] for the data center. |
== Overview == | == Overview == | ||
| Line 43: | Line 43: | ||
| September, [[2018]] || {{ampere|Skylark|l=arch}} || [[14 nm]] || [[16 cores|16]]-[[32 cores|32]] | | September, [[2018]] || {{ampere|Skylark|l=arch}} || [[14 nm]] || [[16 cores|16]]-[[32 cores|32]] | ||
|- | |- | ||
| − | | September, [[2019]] || {{ampere|Quicksilver|l=arch}} || [[7 nm]] || | + | | September, [[2019]] || {{ampere|Quicksilver|l=arch}} || [[7 nm]] || ?-? |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
|} | |} | ||
== Models == | == Models == | ||
=== 1st Gen === | === 1st Gen === | ||
| − | + | First generation eMAG processors are based on the {{ampere|Skylark|l=arch}} microarchitecture, a design that started out by [[AppliedMicro]]. Fabricated on [[TSMC]]'s [[16 nm process|16FF+ process]], those processors feature up to 32 cores operating at up to 3.3 GHz | |
| − | First generation eMAG processors are based on the {{ampere|Skylark|l=arch}} microarchitecture, a design that started out by [[AppliedMicro]]. Fabricated on [[TSMC]]'s [[16 nm process|16FF+ process]], those processors feature up to 32 cores operating at up to 3.3 GHz | ||
| − | * '''Mem:''' 8x DDR4 channels, up to 2666 MT/s with ECC | + | * '''Mem:''' 8x DDR4 channels, up to 2666 MT/s with ECC |
| − | * '''I/O:''' | + | * '''I/O:''' 32 PCIe Gen 3 lanes |
* '''TDP:''' Up to 125 W | * '''TDP:''' Up to 125 W | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== See also == | == See also == | ||
| Line 103: | Line 59: | ||
* Cavium {{cavium|ThunderX2}} | * Cavium {{cavium|ThunderX2}} | ||
* Qualcomm {{qualcomm|Centriq}} | * Qualcomm {{qualcomm|Centriq}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
Facts about "eMAG - Ampere"
| designer | Ampere Computing + and AppliedMicro + |
| first announced | February 5, 2018 + |
| first launched | September 8, 2018 + |
| full page name | ampere computing/emag + |
| instance of | microprocessor family + |
| instruction set architecture | ARMv8 + |
| main designer | Ampere Computing + |
| manufacturer | TSMC + |
| microarchitecture | Skylark + and Quicksilver + |
| name | eMAG + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |
