From WikiChip
Editing amd/ryzen threadripper
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 7: | Line 7: | ||
| developer = AMD | | developer = AMD | ||
| manufacturer = GlobalFoundries | | manufacturer = GlobalFoundries | ||
− | |||
| type = Microprocessors | | type = Microprocessors | ||
| first announced = May 16, 2017 | | first announced = May 16, 2017 | ||
Line 15: | Line 14: | ||
| microarch = Zen | | microarch = Zen | ||
| microarch 2 = Zen+ | | microarch 2 = Zen+ | ||
− | |||
− | |||
| word = 64 bit | | word = 64 bit | ||
| proc = 14 nm | | proc = 14 nm | ||
| proc 2 = 12 nm | | proc 2 = 12 nm | ||
− | |||
| tech = CMOS | | tech = CMOS | ||
− | | clock min = | + | | clock min = 3,000 MHz |
− | | clock max = | + | | clock max = 3,600 MHz |
− | | package = | + | | package = |
− | | socket = | + | | socket = SP3r2 |
− | |||
− | |||
| succession = Yes | | succession = Yes | ||
Line 35: | Line 29: | ||
| successor link = | | successor link = | ||
}} | }} | ||
− | '''Ryzen Threadripper''' (pronounced ''Rye-Zen Thread-ripper'') is a family of {{arch|64}} [[x86]] high-performance desktop | + | '''Ryzen Threadripper''' (pronounced ''Rye-Zen Thread-ripper'') is a family of {{arch|64}} [[x86]] enthusiasts/high-performance desktop microprocessors. Ryzen Threadripper is geared toward prosumers that rely on heavily threaded applications and multitasking. |
== Overview == | == Overview == | ||
Line 48: | Line 42: | ||
! Introduction !! Codename !! Microarchitecture !! Socket !! Process !! Cores | ! Introduction !! Codename !! Microarchitecture !! Socket !! Process !! Cores | ||
|- | |- | ||
− | | August, [[2017]] || {{amd|Whitehaven|l=core}} || {{amd|Zen|l=arch}} || {{amd|sTR4|l=pack}} || [[ | + | | August, [[2017]] || {{amd|Whitehaven|l=core}} || {{amd|Zen|l=arch}} || {{amd|sTR4|l=pack}} || [[14 nm]] || [[8 cores|8]]-[[16 cores|16]] |
|- | |- | ||
− | | August, [[2018]] || {{amd|Colfax|l=core}} || {{amd|Zen+|l=arch}} || {{amd|sTR4|l=pack}} || [[ | + | | August, [[2018]] || {{amd|Colfax|l=core}} || {{amd|Zen+|l=arch}} || {{amd|sTR4|l=pack}} || [[12 nm]] || [[12 cores|12]]-[[32 cores|32]] |
− | |||
− | |||
− | |||
− | |||
|} | |} | ||
Line 60: | Line 50: | ||
=== 1900-Series (Zen) === | === 1900-Series (Zen) === | ||
− | |||
Announced in May 2017 and introduced in July of [[2017]], first-generation Threadripper is based on the {{amd|Zen|l=arch}} microarchitecture and is manufactured on [[globalfoundries|GF's]] [[14 nm process]]. | Announced in May 2017 and introduced in July of [[2017]], first-generation Threadripper is based on the {{amd|Zen|l=arch}} microarchitecture and is manufactured on [[globalfoundries|GF's]] [[14 nm process]]. | ||
All models have | All models have | ||
− | * '''Memory controller:''' Quad-channel, up to | + | * '''Memory controller:''' Quad-channel, up to 1 [[TiB]] |
* '''I/O:''' 60 PCIe 3.0 lanes (x48 lanes for multiple GPUs, x12 for I/O) | * '''I/O:''' 60 PCIe 3.0 lanes (x48 lanes for multiple GPUs, x12 for I/O) | ||
* '''TDP:''' 125 W / 155 W / 180 W | * '''TDP:''' 125 W / 155 W / 180 W | ||
* '''ISA:''' Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} | * '''ISA:''' Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} | ||
− | * '''Tech:''' | + | * '''Tech:''' {{amd|Precision Boost}}, {{amd|SMEP}}, 2-way [[SMT]], {{amd|XFR}} |
* '''L3$:''' 16 / 32 [[MiB]] | * '''L3$:''' 16 / 32 [[MiB]] | ||
+ | |||
+ | |||
+ | {{future information}} | ||
<!-- NOTE: | <!-- NOTE: | ||
Line 77: | Line 69: | ||
created and tagged accordingly. | created and tagged accordingly. | ||
− | Missing a chip? please dump its name here: | + | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips |
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable | + | <table class="comptable sortable tc5 tc6 tc13 tc14"> |
− | + | <tr class="comptable-header"><th> </th><th colspan="13">List of Zen-based Ryzen Threadripper Processors</th></tr> | |
− | {{comp table header|cols | + | <tr class="comptable-header"><th> </th><th colspan="10">Processor</th><th colspan="2">Turbo</th><th colspan="2">Features</th></tr> |
− | {{#ask: [[Category:microprocessor models by amd]] [[microprocessor family::Ryzen Threadripper]] [[microarchitecture::Zen]] | + | {{comp table header 1|cols=Price, Process, Launched, Cores, Threads, L2$, L3$, Frequency, TDP, Max Mem, XFR, Turbo, XFR}} |
+ | {{#ask: [[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[microprocessor family::Ryzen Threadripper]] [[microarchitecture::Zen]] | ||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
|?release price | |?release price | ||
+ | |?process | ||
|?first launched | |?first launched | ||
|?core count | |?core count | ||
|?thread count | |?thread count | ||
− | |||
|?l2$ size | |?l2$ size | ||
|?l3$ size | |?l3$ size | ||
|?base frequency#GHz | |?base frequency#GHz | ||
+ | |?tdp | ||
+ | |?max memory#GiB | ||
+ | |?amd xfr headroom#MHz | ||
|?turbo frequency (1 core)#GHz | |?turbo frequency (1 core)#GHz | ||
+ | |?has amd extended frequency range | ||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=15:15 |
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{comp table count|ask=[[Category:microprocessor models by amd]] [[microprocessor family::Ryzen Threadripper]] [[microarchitecture::Zen]]}} | + | {{comp table count|ask=[[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[microprocessor family::Ryzen Threadripper]] [[microarchitecture::Zen]]}} |
</table> | </table> | ||
{{comp table end}} | {{comp table end}} | ||
=== 2900-Series (Zen+) === | === 2900-Series (Zen+) === | ||
− | {{see also|amd/microarchitectures/zen+|l1=Zen+ µarch | + | {{see also|amd/microarchitectures/zen+|l1=Zen+ µarch}} |
− | Announced in early August 2018, second-generation Threadripper | + | Announced in early August 2018, second-generation Threadripper is based on the {{amd|Zen+|l=arch}} microarchitecture and feature a modest frequency and memory improvement. The biggest change second-generation brought is introduction of higher core count models but at the cost of a much higher thermal design point. 2900-Series doubled the core count to as much as [[32 cores]]. |
All models have | All models have | ||
− | * '''Mem:''' Quad-channel, up to 1 [[TiB]] | + | * '''Mem:''' Quad-channel, up to 1 [[TiB]] |
* '''I/O:''' 60 PCIe 3.0 lanes (x48 lanes for multiple GPUs, x12 for I/O) | * '''I/O:''' 60 PCIe 3.0 lanes (x48 lanes for multiple GPUs, x12 for I/O) | ||
− | * '''TDP:''' 180 W | + | * '''TDP:''' 180 W, 250 W |
* '''ISA:''' Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} | * '''ISA:''' Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} | ||
− | * '''Tech:''' | + | * '''Tech:''' {{amd|Precision Boost 2}}, {{amd|SMEP}}, 2-way [[SMT]], {{amd|XFR 2}} |
* '''L3$:''' 32 / 64 [[MiB]] | * '''L3$:''' 32 / 64 [[MiB]] | ||
Line 139: | Line 136: | ||
|?l3$ size | |?l3$ size | ||
|?base frequency#GHz | |?base frequency#GHz | ||
− | |?turbo frequency#GHz | + | |?turbo frequency (1 core)#GHz |
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
Line 146: | Line 143: | ||
}} | }} | ||
{{comp table count|ask=[[Category:microprocessor models by amd]] [[microprocessor family::Ryzen Threadripper]] [[microarchitecture::Zen+]]}} | {{comp table count|ask=[[Category:microprocessor models by amd]] [[microprocessor family::Ryzen Threadripper]] [[microarchitecture::Zen+]]}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
</table> | </table> | ||
{{comp table end}} | {{comp table end}} |
Facts about "Ryzen Threadripper - AMD"
designer | AMD + |
first announced | May 16, 2017 + |
first launched | August 10, 2017 + |
full page name | amd/ryzen threadripper + |
instance of | microprocessor family + |
instruction set architecture | x86-64 + |
main designer | AMD + |
manufacturer | GlobalFoundries + and TSMC + |
microarchitecture | Zen +, Zen+ +, Zen 2 + and Zen 3 + |
name | AMD Ryzen Threadripper + |
package | FCLGA-4094 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) +, 12 nm (0.012 μm, 1.2e-5 mm) + and 7 nm (0.007 μm, 7.0e-6 mm) + |
socket | Socket TR4 +, Socket TRX4 + and Socket WRX8 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |