From WikiChip
Editing amd/ryzen embedded
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 6: | Line 6: | ||
| developer = AMD | | developer = AMD | ||
| manufacturer = GlobalFoundries | | manufacturer = GlobalFoundries | ||
− | |||
| type = System on chips | | type = System on chips | ||
| first announced = February 22, 2018 | | first announced = February 22, 2018 | ||
Line 13: | Line 12: | ||
| isa = x86-64 | | isa = x86-64 | ||
| microarch = Zen | | microarch = Zen | ||
− | |||
| word = 64 bit | | word = 64 bit | ||
| proc = 14 nm | | proc = 14 nm | ||
− | |||
| tech = CMOS | | tech = CMOS | ||
− | | clock min = | + | | clock min = 2,000 MHz |
− | | clock max = | + | | clock max = 3,350 MHz |
| package = Package FP5 | | package = Package FP5 | ||
− | |||
| succession = Yes | | succession = Yes | ||
| predecessor = Embedded R-Series | | predecessor = Embedded R-Series | ||
| predecessor link = amd/embedded r-series | | predecessor link = amd/embedded r-series | ||
− | | successor = | + | | successor = |
− | | successor link = | + | | successor link = |
}} | }} | ||
'''Ryzen Embedded''' is a family of {{arch|64}} multi-core [[x86]] embedded microprocessors designed and introduced by [[AMD]]. Those processors are primarily aimed at medical imaging, industrial systems, digital gaming and thin clients. Ryzen Embedded effectively succeeded the {{amd|Embedded R-Series}} embedded microprocessors. | '''Ryzen Embedded''' is a family of {{arch|64}} multi-core [[x86]] embedded microprocessors designed and introduced by [[AMD]]. Those processors are primarily aimed at medical imaging, industrial systems, digital gaming and thin clients. Ryzen Embedded effectively succeeded the {{amd|Embedded R-Series}} embedded microprocessors. | ||
Line 37: | Line 33: | ||
=== V1000 Series (Zen) === | === V1000 Series (Zen) === | ||
{{see also|amd/cores/great_horned_owl|amd/microarchitectures/zen|l1=Great Horned Owl|l2=Zen µarch}} | {{see also|amd/cores/great_horned_owl|amd/microarchitectures/zen|l1=Great Horned Owl|l2=Zen µarch}} | ||
− | Introduced in early 2018, the V1000 embedded series is based on the {{amd|Zen|Zen microarchitecture|l=arch}}. Those models come in either [[dual-core]] or [[quad-core]] models with [[SMT]] and a {{amd|Vega|l=arch}} | + | Introduced in early 2018, the V1000 embedded series is based on the {{amd|Zen|Zen microarchitecture|l=arch}}. Those models come in either [[dual-core]] or [[quad-core]] models with [[SMT]] and a {{amd|Vega|l=arch}} graphics processor in {{amd|Package FP5}}. All models have the following features in common. |
* '''Mem:''' Dual-channel 64-bit DDR4-3200 or DDR-2400 w/ ECC, up to 32 GiB | * '''Mem:''' Dual-channel 64-bit DDR4-3200 or DDR-2400 w/ ECC, up to 32 GiB | ||
− | * '''I/O:''' 16 PCIe lanes, dual 10 Gigabit Ethernet, and four USB 3.1 Gen ports (two of which can be configured as | + | * '''I/O:''': 16 PCIe lanes, dual 10 Gigabit Ethernet, and four USB 3.1 Gen ports (two of which can be configured as type-c with DisplayPort Alternate Mode PD). A few of the PCIe lanes can also be reconfigured as SATA ports (up to 2 ports). |
* '''TDP:'''15 W / 45 W (with cTDP-up and cTDP-down options) | * '''TDP:'''15 W / 45 W (with cTDP-up and cTDP-down options) | ||
* '''ISA:''' Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} | * '''ISA:''' Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} | ||
Line 46: | Line 42: | ||
* '''L3$:''' 4 [[MiB]] | * '''L3$:''' 4 [[MiB]] | ||
− | <!-- NOTE: | + | <!-- NOTE: |
This table is generated automatically from the data in the actual articles. | This table is generated automatically from the data in the actual articles. | ||
If a microprocessor is missing from the list, an appropriate article for it needs to be | If a microprocessor is missing from the list, an appropriate article for it needs to be | ||
Line 54: | Line 50: | ||
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable | + | <table class="comptable sortable tc4 tc5"> |
− | {{comp table header|main| | + | {{comp table header|main|10:List Ryzen Embedded V1000-Series Processors}} |
− | {{comp table header| | + | {{comp table header|cols|Price|Launched|Cores|Thread|L2$|L3$|%TDP|%Base|%Turbo (Max)|Memory}} |
− | + | {{#ask: [[Category:microprocessor models by amd]] [[microarchitecture::Zen]] [[family::Ryzen Embedded]] | |
− | {{#ask: [[Category:microprocessor models by amd]][[ | ||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
+ | |?release price | ||
|?first launched | |?first launched | ||
|?core count | |?core count | ||
Line 67: | Line 63: | ||
|?l3$ size#MiB | |?l3$ size#MiB | ||
|?tdp | |?tdp | ||
− | |||
− | |||
|?base frequency#GHz | |?base frequency#GHz | ||
|?turbo frequency (1 core)#GHz | |?turbo frequency (1 core)#GHz | ||
|?supported memory type | |?supported memory type | ||
− | |||
− | |||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=12 |
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{comp table count|ask=[[Category:microprocessor models by amd]][[ | + | {{comp table count|ask=[[Category:microprocessor models by amd]] [[microarchitecture::Zen]] [[family::Ryzen Embedded]]}} |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
</table> | </table> | ||
{{comp table end}} | {{comp table end}} | ||
Line 183: | Line 77: | ||
== Documents == | == Documents == | ||
* [[:File:V1000-Family-Product-Brief.pdf|Ryzen Embedded V1000-series Product Brief]] | * [[:File:V1000-Family-Product-Brief.pdf|Ryzen Embedded V1000-series Product Brief]] | ||
− | |||
− | |||
− | |||
== See also == | == See also == | ||
* Intel {{intel|Xeon D}} | * Intel {{intel|Xeon D}} | ||
− |
Facts about "Ryzen Embedded - AMD"
designer | AMD + |
first announced | February 22, 2018 + |
first launched | February 22, 2018 + |
full page name | amd/ryzen embedded + |
instance of | system on a chip family + |
instruction set architecture | x86-64 + |
main designer | AMD + |
manufacturer | GlobalFoundries + and TSMC + |
microarchitecture | Zen + and Zen 2 + |
name | AMD Ryzen Embedded + |
package | Package FP5 + and Package FP6 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + and 7 nm (0.007 μm, 7.0e-6 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |