Semiconductor & Computer Engineering
From WikiChip
Editing amd/microarchitectures/zen 5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 1: | Line 1: | ||
{{amd title|Zen 5|arch}} | {{amd title|Zen 5|arch}} | ||
{{microarchitecture | {{microarchitecture | ||
| − | |atype=CPU | + | | atype = CPU |
| − | |name=Zen 5 | + | | name = Zen 5 |
| − | |designer=AMD | + | | designer = AMD |
| − | |manufacturer= | + | | manufacturer = GlobalFoundries |
| − | | | + | | manufacturer 2 = |
| − | + | | introduction = | |
| − | + | | phase-out = | |
| − | | | + | | process = 5 nm |
| − | | | + | |
| − | | | + | | succession = Yes |
| − | + | | predecessor = Zen 3 | |
| − | + | | predecessor link = amd/microarchitectures/zen 3 | |
| − | + | | successor = | |
| − | + | | successor link = | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | | | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |predecessor=Zen | ||
| − | |predecessor link=amd/microarchitectures/zen | ||
| − | |successor= | ||
| − | | | ||
}} | }} | ||
| − | '''Zen 5''' is a planned [[microarchitecture]] being developed by [[AMD]] as a successor to {{\\|Zen | + | '''Zen 5''' is a planned [[microarchitecture]] being developed by [[AMD]] as a successor to {{\\|Zen 3}}. |
== History == | == History == | ||
Zen 5 was first mentioned by lead architect Michael Clark during a discussion on April 9th, 2018<ref>[https://www.youtube.com/watch?v=iQ_4C2TKHQ0 Ryzen™ Processors: One Year Later]</ref>. | Zen 5 was first mentioned by lead architect Michael Clark during a discussion on April 9th, 2018<ref>[https://www.youtube.com/watch?v=iQ_4C2TKHQ0 Ryzen™ Processors: One Year Later]</ref>. | ||
| + | |||
| + | It is widely believed to be the fourth iteration of the {{\\|Zen}} microarchitecture, with the designation "Zen4" supposedly being skipped due to [[wikipedia:Tetraphobia|Tetraphobia]] (the practice of avoiding the number four), particularly in China. | ||
| + | It will probably be produced on a [[5nm process]]. | ||
== Codenames == | == Codenames == | ||
| − | + | {{empty section}} | |
| − | { | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== Architecture == | == Architecture == | ||
| − | + | Nothing is currently known about the architectural improvements that are being done to Zen 5. | |
| − | + | === Key changes from {{\\|Zen 3}} === | |
| − | |||
| − | |||
| − | |||
| − | === Key changes from {{\\|Zen | ||
{{empty section}} | {{empty section}} | ||
| − | == | + | == References == |
| − | |||
| − | |||
| − | |||
{{reflist}} | {{reflist}} | ||
== See Also == | == See Also == | ||
* AMD {{\\|Zen}} | * AMD {{\\|Zen}} | ||
| − | * Intel {{intel| | + | * Intel {{intel|Alder lake|l=arch}} |
Facts about "Zen 5 - Microarchitectures - AMD"
| codename | Zen 5 + |
| core count | 256 +, 224 +, 192 +, 144 +, 128 +, 96 +, 72 +, 64 +, 56 +, 48 +, 32 +, 28 +, 36 +, 24 +, 18 + and 12 + |
| designer | AMD + |
| full page name | amd/microarchitectures/zen 5 + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + and AVX512, AMX (Advanced Matrix Extensions) + |
| manufacturer | TSMC or Samsung + |
| microarchitecture type | CPU + |
| name | Zen 5 + |
| process | 3 nm (0.003 μm, 3.0e-6 mm) + |
| processing element count | 64 +, 144 +, 512 +, 20 +, 128 +, 96 +, 256 +, 384 +, 288 +, 192 +, 112 +, 56 +, 60 +, 40 +, 30 + and 448 + |
