From WikiChip
Editing amd/cores/renoir
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 21: | Line 21: | ||
|successor link=amd/cores/cezanne | |successor link=amd/cores/cezanne | ||
}} | }} | ||
− | '''Renoir''' is codename for [[AMD]] series of mainstream mobile and desktop APUs based on the {{amd|Zen 2|l=arch}} CPU and {{amd|Vega|l=arch}} GPU microarchitectures succeeding {{\\|Picasso}}. Renoir processors are fabricated on TSMC [[ | + | '''Renoir''' is codename for [[AMD]] series of mainstream mobile and desktop APUs based on the {{amd|Zen 2|l=arch}} CPU and {{amd|Vega|l=arch}} GPU microarchitectures succeeding {{\\|Picasso}}. Renoir processors are fabricated on TSMC [[7 nm process]]. |
== Overview == | == Overview == |
Facts about "Renoir - Cores - AMD"
designer | AMD + |
first announced | January 6, 2020 + |
first launched | January 6, 2020 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
manufacturer | TSMC + |
microarchitecture | Zen 2 + |
name | Renoir + |
package | FP6 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |