From WikiChip
Editing amd/cores/morgan
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 24: | Line 24: | ||
| successor 2 link = amd/cores/applebred | | successor 2 link = amd/cores/applebred | ||
}} | }} | ||
− | '''Morgan''' ( | + | '''Morgan''' (formally '''Camaro''' for mobile) was [[AMD]]'s core name for second generation {{amd|Duron}} microprocessors, a successor to {{amd|Spitfire|l=core}}. Morgan is based on the {{amd|K7|l1=arch}} microarchitecture and was manufactured on a [[180 nm process]]. Morgan introduced support for {{x86|SSE}} as well as a cache data hardware prefetcher. |
== Features == | == Features == |
Facts about "Morgan - Cores - AMD"
designer | AMD + |
first announced | May 2001 + |
first launched | May 14, 2001 + |
instance of | core + |
isa | IA-32 + |
manufacturer | AMD + |
microarchitecture | K7 + |
name | Morgan + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + |