From WikiChip
Editing amd/cores/matisse
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 2: | Line 2: | ||
{{core | {{core | ||
|name=Matisse | |name=Matisse | ||
− | |image= | + | |no image=Yes |
− | |||
|developer=AMD | |developer=AMD | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
− | |first announced= | + | |first announced=2019 |
− | |first launched= | + | |first launched=2019 |
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
Line 20: | Line 19: | ||
|package name 1=amd,socket_am4 | |package name 1=amd,socket_am4 | ||
}} | }} | ||
− | '''Matisse''' | + | '''Matisse''' is codename for [[AMD]]'s mainstream through high-end desktop (HEDT) microprocessor line based on the {{amd|Zen 2|l=arch}} microarchitecture serving as a successor to {{amd|Pinnacle Ridge|l=core}}. Matisse processors are expected to be fabricated on TSMC [[7 nm process]]. |
+ | |||
+ | |||
+ | {{future information}} | ||
− | |||
== Overview == | == Overview == | ||
− | + | {{empty section}} | |
=== Common Features === | === Common Features === | ||
All Matisse processors have the following: | All Matisse processors have the following: | ||
− | + | ||
− | + | {{empty section}} | |
− | |||
− | |||
− | |||
− | |||
− | |||
== Matisse Processors == | == Matisse Processors == | ||
Line 49: | Line 45: | ||
<table class="comptable sortable tc5 tc6 tc11 tc12"> | <table class="comptable sortable tc5 tc6 tc11 tc12"> | ||
{{comp table header|main|11:List of Matisse Processors}} | {{comp table header|main|11:List of Matisse Processors}} | ||
− | {{comp table header|cols|Family|Price|Launched|Cores|Threads| | + | {{comp table header|main|9:Processor|2:Features}} |
+ | {{comp table header|cols|Family|Price|Launched|Cores|Threads|Frequency|Turbo|TDP|Max Memory|XFR|PB Overdrive}} | ||
{{#ask: [[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[core name::Matisse]] | {{#ask: [[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[core name::Matisse]] | ||
|?full page name | |?full page name | ||
Line 58: | Line 55: | ||
|?core count | |?core count | ||
|?thread count | |?thread count | ||
− | |||
|?base frequency#GHz | |?base frequency#GHz | ||
− | |?turbo frequency#GHz | + | |?turbo frequency (1 core)#GHz |
|?tdp | |?tdp | ||
− | |?has amd | + | |?max memory#GiB |
+ | |?has amd extended frequency range | ||
+ | |?has amd precision boost overdrive | ||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=13:12 |
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
Line 72: | Line 70: | ||
{{comp table end}} | {{comp table end}} | ||
− | === | + | {|class="wikitable center" |
− | + | !rowspan=3 | Model | |
− | + | !rowspan=3 | Release<br />date | |
− | + | |- | |
− | {{ | + | !rowspan=2 | [[Multi-core processor|Cores]]<br/>([[thread (computing)|threads]]) |
− | + | !colspan=3 | [[Clock rate]] ([[Gigahertz|GHz]]) | |
− | + | !colspan=3 | [[Cache memory|Cache]]{{efn|AMD defines 1 kilobyte (KB) as 1024 bytes, and 1 megabyte (MB) as 1024 kilobytes.<}} | |
− | + | !rowspan=2 | Socket | |
− | + | !rowspan=2 | PCIe lanes | |
− | + | !rowspan=2 | [[Memory controller|Memory support]] | |
− | + | !rowspan=2 | [[Thermal design power|TDP]] | |
− | + | !rowspan=2 | Part number | |
− | + | |- | |
− | + | ! {{Hover title|3+ active cores|Base}} | |
− | + | ! {{Hover title|1–2 active cores|Boost}} | |
− | + | ! {{abbr|PB2|Precision Boost 2}} | |
− | + | ! [[L1_cache|L1]] | |
− | + | ! [[L2_cache|L2]] | |
− | + | ! [[L3_cache|L3]] | |
− | </ | + | |- |
− | + | ! style="text-align:left;" | Ryzen 3 3300 | |
− | + | | TBA | |
− | + | | rowspan=3 | 6 (12) | |
− | + | | 3.2 | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | <small>?</small> | |
− | + | |- | |
− | + | ! style="text-align:left;" | Ryzen 3 3300X | |
− | + | | TBA | |
− | </ | + | | 3.5 |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | <small>?</small> | |
− | + | |- | |
− | + | ! style="text-align:left;" | Ryzen 3 3300G | |
− | + | | TBA | |
− | + | | 3.0 | |
− | + | | | |
− | + | | | |
− | + | | | |
− | </ | + | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | <small>?</small> | |
− | + | |- | |
− | + | ! style="text-align:left;" | Ryzen 5 3600 | |
− | + | | TBA | |
− | + | | rowspan=3 | 8 (12) | |
− | + | | 3.6 | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | + | | | |
− | </ | + | | |
− | + | | | |
− | + | | | |
+ | | <small>?</small> | ||
+ | |- | ||
+ | ! style="text-align:left;" | Ryzen 5 3600X | ||
+ | | TBA | ||
+ | | 4.0 | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | <small>?</small> | ||
+ | |- | ||
+ | ! style="text-align:left;" | Ryzen 5 3600G | ||
+ | | TBA | ||
+ | | 3.2 | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | <small>?</small> | ||
+ | |- | ||
+ | ! style="text-align:left;" | Ryzen 7 3700 | ||
+ | | TBA | ||
+ | | rowspan=2 | 12 (24) | ||
+ | | 3.8 | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | <small>?</small> | ||
+ | |- | ||
+ | ! style="text-align:left;" | Ryzen 7 3700X | ||
+ | | TBA | ||
+ | | 4.2 | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | <small>?</small> | ||
+ | |- | ||
+ | ! style="text-align:left;" | Ryzen 9 3800X | ||
+ | | TBA | ||
+ | | rowspan=2 | 16 (32) | ||
+ | | 3.9 | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | <small>?</small> | ||
+ | |- | ||
+ | ! style="text-align:left;" | Ryzen 9 3850X | ||
+ | | TBA | ||
+ | | 4.3 | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | | ||
+ | | <small>?</small> | ||
+ | |} | ||
== See also == | == See also == | ||
{{amd zen 2 core see also}} | {{amd zen 2 core see also}} |
Facts about "Matisse - Cores - AMD"
back image | + |
designer | AMD + |
first announced | May 27, 2019 + |
first launched | July 7, 2019 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + |
manufacturer | TSMC + |
microarchitecture | Zen 2 + |
name | Matisse + |
package | OPGA-1331 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |
socket | Socket AM4 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |