From WikiChip
Editing amd/athlon mp
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 8: | Line 8: | ||
| type = Microprocessors | | type = Microprocessors | ||
| first announced = June 5, 2001 | | first announced = June 5, 2001 | ||
− | | first launched = | + | | first launched = October 9, 2001 |
| production start = | | production start = | ||
| production end = | | production end = | ||
Line 32: | Line 32: | ||
== Overview == | == Overview == | ||
− | + | AMD announced their first multiprocessing-capable platform at Computex Taipei on June 5th, 2001. The platform includes the Athlon MP processors as well as the {{amd|AMD-760MP}} northbridge [[chipset]]. {{amd|AMD-760MP}} supports one- and two-way setups and Double Data Rate (DDR) memory operating at 133 MHz. At the time, AMD's vice president for their servers group stated Athlon MP processor delivers up to 38% higher performance over their competition (presumably referring to {{intel|Xeon}}). | |
− | AMD announced their first multiprocessing-capable platform at Computex Taipei on June 5th, 2001 | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== Chip Identification == | == Chip Identification == | ||
− | |||
{{chip identification | {{chip identification | ||
| style = | | style = | ||
Line 78: | Line 68: | ||
== Models == | == Models == | ||
− | + | ||
=== {{amd|Palomino|l=core}} Core === | === {{amd|Palomino|l=core}} Core === | ||
− | Palomino-based microprocessors (i.e. Model 6) were manufactured on AMD's mature [[180 nm process]] copper interconnect technology at Fab 30 foundry in [[wikipedia:Dresden, Germany|Dresden, Germany]]. The core implements an exclusive 256 [[KiB]] [[L2$]] and a 128 KiB [[L1$]]. As with all [[Socket A]] processors ({{decc|EV6}} system bus), Athlon MP operate on a 133 MHz FSB DDR (double data rate) yielding an effective 266 MT/s transfer rate | + | Palomino-based microprocessors (i.e. Model 6) were manufactured on AMD's mature [[180 nm process]] copper interconnect technology at Fab 30 foundry in [[wikipedia:Dresden, Germany|Dresden, Germany]]. The core implements an exclusive 256 [[KiB]] [[L2$]] and a 128 KiB [[L1$]]. As with all [[Socket A]] processors ({{decc|EV6}} system bus), Athlon MP operate on a 133 MHz FSB DDR (double data rate) yielding an effective 266 MT/s transfer rate. These processors support {{x86|MMX}}, {{x86|SSE}}, {{x86|Enhanced 3DNow!}}, and {{amd|SmartMP Technology}}. AMD came short with Palomino by not supporting {{x86|SSE2}} which came out in the various {{intel|Pentium 4}} that were released by [[Intel]] around the same time. |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
<!-- NOTE: | <!-- NOTE: | ||
This table is generated automatically from the data in the actual articles. | This table is generated automatically from the data in the actual articles. | ||
Line 151: | Line 78: | ||
Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | ||
--> | --> | ||
− | <table class="wikitable sortable | + | <table class="wikitable sortable tc6"> |
− | <tr><th colspan=" | + | <tr><th colspan="8" style="background:#D6D6FF;">Palomino-based Microprocessors</th></tr> |
− | <tr><th>Model</th><th>OPN</th><th>Price</th><th>Launched | + | <tr><th>Model</th><th>OPN</th><th>Price</th><th>Launched</th><th>Freq</th><th>Multiplier</th><th>TDP</th><th>V<sub>CORE</sub></th></tr> |
− | {{#ask: [[Category:microprocessor models by amd | + | {{#ask: [[Category:microprocessor models by amd]] [[core name::Palomino]] |
|?full page name | |?full page name | ||
|?model number | |?model number | ||
Line 160: | Line 87: | ||
|?release price | |?release price | ||
|?first launched | |?first launched | ||
− | |||
|?base frequency#GHz | |?base frequency#GHz | ||
|?clock multiplier | |?clock multiplier | ||
Line 167: | Line 93: | ||
|format=template | |format=template | ||
|template=proc table 2 | |template=proc table 2 | ||
− | |userparam= | + | |userparam=9 |
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{table count|col= | + | {{table count|col=8|ask=[[Category:microprocessor models by amd]] [[core name::Palomino]]}} |
</table> | </table> | ||
Line 181: | Line 107: | ||
=== Others === | === Others === | ||
* [[:File:System Considerations for Dual AMD Athlon MP Processors in Tower and 1U Form Factors.pdf|System Considerations for Dual AMD Athlon MP Processors in Tower and 1U Form Factors]]; Publication # 25325; Rev: B; August 2002. | * [[:File:System Considerations for Dual AMD Athlon MP Processors in Tower and 1U Form Factors.pdf|System Considerations for Dual AMD Athlon MP Processors in Tower and 1U Form Factors]]; Publication # 25325; Rev: B; August 2002. | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Facts about "Athlon MP - AMD"
designer | AMD + |
first announced | June 5, 2001 + |
first launched | June 5, 2001 + |
full page name | amd/athlon mp + |
instance of | microprocessor family + |
instruction set architecture | x86 + |
main designer | AMD + |
manufacturer | AMD + |
microarchitecture | K7 + |
name | Athlon MP + |
package | CPGA-453 + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + and 130 nm (0.13 μm, 1.3e-4 mm) + |
socket | Socket A + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + |