Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am486/am486dx4-100nv8t"
(Created page with "{{amd title|Am486DX4-100NV8T}} {{mpu | name = Am486DX4-100NV8T | no image = Yes | image = | image size = | caption...") |
|||
| Line 84: | Line 84: | ||
== Graphics == | == Graphics == | ||
This chip had no integrated graphics processing unit. | This chip had no integrated graphics processing unit. | ||
| + | |||
| + | == Documents == | ||
| + | * [[:File:AMD Am486DX4 NV8T (July, 1995).pdf|AMD Am486DX4-100NV8T (July, 1995)]] | ||
== See also == | == See also == | ||
* {{amd|Am486|Am486 family}} | * {{amd|Am486|Am486 family}} | ||
Revision as of 19:50, 15 May 2016
Template:mpu Am486DX2-100NV8T was an 80486-compatible microprocessor introduced by AMD in 1995 following the conclusion of the legal battle with Intel. This processor had a clock multiplier of 3 having base frequency of 100 MHz with a bus frequency of 33 MHz. This model is essentially identical to Am486DX4-100V8T (and earlier Am486DX4-100) except that it no longer included Intel's ICE microcode.
Contents
Cache
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 8 KB "KB" is not declared as a valid unit of measurement for this property. |
1x8 KB 4-way set associative (unified, write-through policy) |
Graphics
This chip had no integrated graphics processing unit.